Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 65596f1503b3996319f80d8534fc58b957c311cf / . / configs / TWR-P1025_defconfig
blob: 5ed6b5aa4a772676ef660db9c59490385175387f [file] [log] [blame]
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]1CONFIG_PPC=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]2CONFIG_SYS_TEXT_BASE=0xEFF40000
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]3CONFIG_MPC85xx=y
Simon Glass9fdc0de2017-05-17 03:25:15 -0600[diff] [blame]4# CONFIG_CMD_ERRATA is not set
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]5CONFIG_TARGET_P1_TWR=y
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]6CONFIG_FIT=y
7CONFIG_FIT_VERBOSE=y
8CONFIG_OF_BOARD_SETUP=y
9CONFIG_OF_STDOUT_VIA_ALIAS=y
Joe Hershbergera274ded2015-05-12 14:46:24 -0500[diff] [blame]10CONFIG_SYS_EXTRA_OPTIONS="TWR_P1025"
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]11CONFIG_BOOTDELAY=10
Adam Ford10541762018-07-29 13:13:29 -0500[diff] [blame]12# CONFIG_MISC_INIT_R is not set
Simon Glass7a99a872017-01-23 13:31:20 -0700[diff] [blame]13CONFIG_BOARD_EARLY_INIT_F=y
Mario Six75b23ed2018-03-28 14:38:15 +0200[diff] [blame]14CONFIG_BOARD_EARLY_INIT_R=y
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]15CONFIG_HUSH_PARSER=y
Adam Ford58dbf862018-02-06 07:58:59 -0600[diff] [blame]16# CONFIG_AUTO_COMPLETE is not set
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]17CONFIG_CMD_IMLS=y
Simon Glass4590d4e2017-05-17 03:25:10 -0600[diff] [blame]18CONFIG_CMD_EEPROM=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]19CONFIG_CMD_I2C=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]20CONFIG_CMD_MMC=y
Simon Glassc88a09a2017-08-04 16:34:34 -0600[diff] [blame]21CONFIG_CMD_PCI=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]22CONFIG_CMD_USB=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]23CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]24CONFIG_CMD_PING=y
Siva Durga Prasad Paladugu8e45f1a2018-06-19 12:24:23 +0200[diff] [blame]25CONFIG_MP=y
Simon Glass027608e2017-05-17 03:25:25 -0600[diff] [blame]26# CONFIG_CMD_HASH is not set
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]27CONFIG_CMD_EXT2=y
28CONFIG_CMD_FAT=y
Tom Rinic20bb732017-07-22 18:36:16 -0400[diff] [blame]29CONFIG_CMD_MTDPARTS=y
Tom Rini5ad8e112017-10-22 17:55:07 -0400[diff] [blame]30CONFIG_MTDIDS_DEFAULT="nor0=ec000000.nor"
31CONFIG_MTDPARTS_DEFAULT="mtdparts=ec000000.nor:256k(vsc7385-firmware),256k(dtb),5632k(kernel),57856k(fs),256k(qe-ucode-firmware),1280k(u-boot)"
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]32CONFIG_ENV_IS_IN_FLASH=y
Tuomas Tynkkynen1640cd42017-12-08 15:36:15 +0200[diff] [blame]33CONFIG_SATA_SIL3114=y
Mario Six41d7d972018-03-28 14:38:19 +0200[diff] [blame]34CONFIG_FSL_ESDHC=y
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900[diff] [blame]35CONFIG_MTD_NOR_FLASH=y
Adam Fordac44a302018-07-07 22:18:22 -0500[diff] [blame]36CONFIG_MTD_DEVICE=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]37CONFIG_FLASH_CFI_DRIVER=y
38CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
39CONFIG_FLASH_CFI_MTD=y
40CONFIG_SYS_FLASH_CFI=y
Mario Sixf504d1a2018-04-27 14:52:21 +0200[diff] [blame]41CONFIG_PHY_MARVELL=y
Tom Rinica22e962017-08-07 22:00:34 -0400[diff] [blame]42CONFIG_PHY_GIGE=y
Simon Glass9008a5b2015-08-19 09:33:43 -0600[diff] [blame]43CONFIG_E1000=y
Adam Ford53705472018-07-20 23:03:57 -0500[diff] [blame]44CONFIG_MII=y
Mario Sixda4fc932018-03-28 14:38:18 +0200[diff] [blame]45CONFIG_TSEC_ENET=y
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]46CONFIG_SYS_NS16550=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]47CONFIG_SPI=y
Bin Meng72a049d2015-11-25 05:34:53 -0800[diff] [blame]48CONFIG_FSL_ESPI=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]49CONFIG_USB=y
50CONFIG_USB_STORAGE=y
Masahiro Yamadaacede7a2017-12-04 12:37:00 +0900[diff] [blame]51CONFIG_PANIC_HANG=y
Simon Glassa66c5412016-02-22 22:55:42 -0700[diff] [blame]52CONFIG_OF_LIBFDT=y