Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 64a44003b4fbc3e2781b1dbcb64b88cf8d31e86d / . / include / dt-bindings / interrupt-controller / microchip-mpfs-plic.h
blob: eba1bac7dfb826d79fab0d42f4022b812620f6db [file] [log] [blame]
Padmarao Begarib56e2fd2021-11-17 18:21:17 +0530[diff] [blame]1/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
2/* Copyright (c) 2020-2021 Microchip Technology Inc */
3
4#ifndef _DT_BINDINGS_INTERRUPT_CONTROLLER_MICROCHIP_MPFS_PLIC_H
5#define _DT_BINDINGS_INTERRUPT_CONTROLLER_MICROCHIP_MPFS_PLIC_H
6
7#define PLIC_INT_INVALID 0
8#define PLIC_INT_L2_METADATA_CORR 1
9#define PLIC_INT_L2_METADATA_UNCORR 2
10#define PLIC_INT_L2_DATA_CORR 3
11#define PLIC_INT_L2_DATA_UNCORR 4
12#define PLIC_INT_DMA_CH0_DONE 5
13#define PLIC_INT_DMA_CH0_ERR 6
14#define PLIC_INT_DMA_CH1_DONE 7
15#define PLIC_INT_DMA_CH1_ERR 8
16#define PLIC_INT_DMA_CH2_DONE 9
17#define PLIC_INT_DMA_CH2_ERR 10
18#define PLIC_INT_DMA_CH3_DONE 11
19#define PLIC_INT_DMA_CH3_ERR 12
20
21#define PLIC_INT_GPIO0_BIT0_OR_GPIO2_BIT0 13
22#define PLIC_INT_GPIO0_BIT1_OR_GPIO2_BIT1 14
23#define PLIC_INT_GPIO0_BIT2_OR_GPIO2_BIT2 15
24#define PLIC_INT_GPIO0_BIT3_OR_GPIO2_BIT3 16
25#define PLIC_INT_GPIO0_BIT4_OR_GPIO2_BIT4 17
26#define PLIC_INT_GPIO0_BIT5_OR_GPIO2_BIT5 18
27#define PLIC_INT_GPIO0_BIT6_OR_GPIO2_BIT6 19
28#define PLIC_INT_GPIO0_BIT7_OR_GPIO2_BIT7 20
29#define PLIC_INT_GPIO0_BIT8_OR_GPIO2_BIT8 21
30#define PLIC_INT_GPIO0_BIT9_OR_GPIO2_BIT9 22
31#define PLIC_INT_GPIO0_BIT10_OR_GPIO2_BIT10 23
32#define PLIC_INT_GPIO0_BIT11_OR_GPIO2_BIT11 24
33#define PLIC_INT_GPIO0_BIT12_OR_GPIO2_BIT12 25
34#define PLIC_INT_GPIO0_BIT13_OR_GPIO2_BIT13 26
35#define PLIC_INT_GPIO1_BIT0_OR_GPIO2_BIT14 27
36#define PLIC_INT_GPIO1_BIT1_OR_GPIO2_BIT15 28
37#define PLIC_INT_GPIO1_BIT2_OR_GPIO2_BIT16 29
38#define PLIC_INT_GPIO1_BIT3_OR_GPIO2_BIT17 30
39#define PLIC_INT_GPIO1_BIT4_OR_GPIO2_BIT18 31
40#define PLIC_INT_GPIO1_BIT5_OR_GPIO2_BIT19 32
41#define PLIC_INT_GPIO1_BIT6_OR_GPIO2_BIT20 33
42#define PLIC_INT_GPIO1_BIT7_OR_GPIO2_BIT21 34
43#define PLIC_INT_GPIO1_BIT8_OR_GPIO2_BIT22 35
44#define PLIC_INT_GPIO1_BIT9_OR_GPIO2_BIT23 36
45#define PLIC_INT_GPIO1_BIT10_OR_GPIO2_BIT24 37
46#define PLIC_INT_GPIO1_BIT11_OR_GPIO2_BIT25 38
47#define PLIC_INT_GPIO1_BIT12_OR_GPIO2_BIT26 39
48#define PLIC_INT_GPIO1_BIT13_OR_GPIO2_BIT27 40
49#define PLIC_INT_GPIO1_BIT14_OR_GPIO2_BIT28 41
50#define PLIC_INT_GPIO1_BIT15_OR_GPIO2_BIT29 42
51#define PLIC_INT_GPIO1_BIT16_OR_GPIO2_BIT30 43
52#define PLIC_INT_GPIO1_BIT17_OR_GPIO2_BIT31 44
53#define PLIC_INT_GPIO1_BIT18 45
54#define PLIC_INT_GPIO1_BIT19 46
55#define PLIC_INT_GPIO1_BIT20 47
56#define PLIC_INT_GPIO1_BIT21 48
57#define PLIC_INT_GPIO1_BIT22 49
58#define PLIC_INT_GPIO1_BIT23 50
59#define PLIC_INT_GPIO0_NON_DIRECT 51
60#define PLIC_INT_GPIO1_NON_DIRECT 52
61#define PLIC_INT_GPIO2_NON_DIRECT 53
62#define PLIC_INT_SPI0 54
63#define PLIC_INT_SPI1 55
64#define PLIC_INT_CAN0 56
65#define PLIC_INT_CAN1 57
66#define PLIC_INT_I2C0_MAIN 58
67#define PLIC_INT_I2C0_ALERT 59
68#define PLIC_INT_I2C0_SUS 60
69#define PLIC_INT_I2C1_MAIN 61
70#define PLIC_INT_I2C1_ALERT 62
71#define PLIC_INT_I2C1_SUS 63
72#define PLIC_INT_MAC0_INT 64
73#define PLIC_INT_MAC0_QUEUE1 65
74#define PLIC_INT_MAC0_QUEUE2 66
75#define PLIC_INT_MAC0_QUEUE3 67
76#define PLIC_INT_MAC0_EMAC 68
77#define PLIC_INT_MAC0_MMSL 69
78#define PLIC_INT_MAC1_INT 70
79#define PLIC_INT_MAC1_QUEUE1 71
80#define PLIC_INT_MAC1_QUEUE2 72
81#define PLIC_INT_MAC1_QUEUE3 73
82#define PLIC_INT_MAC1_EMAC 74
83#define PLIC_INT_MAC1_MMSL 75
84#define PLIC_INT_DDRC_TRAIN 76
85#define PLIC_INT_SCB_INTERRUPT 77
86#define PLIC_INT_ECC_ERROR 78
87#define PLIC_INT_ECC_CORRECT 79
88#define PLIC_INT_RTC_WAKEUP 80
89#define PLIC_INT_RTC_MATCH 81
90#define PLIC_INT_TIMER1 82
91#define PLIC_INT_TIMER2 83
92#define PLIC_INT_ENVM 84
93#define PLIC_INT_QSPI 85
94#define PLIC_INT_USB_DMA 86
95#define PLIC_INT_USB_MC 87
96#define PLIC_INT_MMC_MAIN 88
97#define PLIC_INT_MMC_WAKEUP 89
98#define PLIC_INT_MMUART0 90
99#define PLIC_INT_MMUART1 91
100#define PLIC_INT_MMUART2 92
101#define PLIC_INT_MMUART3 93
102#define PLIC_INT_MMUART4 94
103#define PLIC_INT_G5C_DEVRST 95
104#define PLIC_INT_G5C_MESSAGE 96
105#define PLIC_INT_USOC_VC_INTERRUPT 97
106#define PLIC_INT_USOC_SMB_INTERRUPT 98
107#define PLIC_INT_E51_0_MAINTENACE 99
108#define PLIC_INT_WDOG0_MRVP 100
109#define PLIC_INT_WDOG1_MRVP 101
110#define PLIC_INT_WDOG2_MRVP 102
111#define PLIC_INT_WDOG3_MRVP 103
112#define PLIC_INT_WDOG4_MRVP 104
113#define PLIC_INT_WDOG0_TOUT 105
114#define PLIC_INT_WDOG1_TOUT 106
115#define PLIC_INT_WDOG2_TOUT 107
116#define PLIC_INT_WDOG3_TOUT 108
117#define PLIC_INT_WDOG4_TOUT 109
118#define PLIC_INT_G5C_MSS_SPI 110
119#define PLIC_INT_VOLT_TEMP_ALARM 111
120#define PLIC_INT_ATHENA_COMPLETE 112
121#define PLIC_INT_ATHENA_ALARM 113
122#define PLIC_INT_ATHENA_BUS_ERROR 114
123#define PLIC_INT_USOC_AXIC_US 115
124#define PLIC_INT_USOC_AXIC_DS 116
125#define PLIC_INT_SPARE 117
126#define PLIC_INT_FABRIC_F2H_0 118
127#define PLIC_INT_FABRIC_F2H_1 119
128#define PLIC_INT_FABRIC_F2H_2 120
129#define PLIC_INT_FABRIC_F2H_3 121
130#define PLIC_INT_FABRIC_F2H_4 122
131#define PLIC_INT_FABRIC_F2H_5 123
132#define PLIC_INT_FABRIC_F2H_6 124
133#define PLIC_INT_FABRIC_F2H_7 125
134#define PLIC_INT_FABRIC_F2H_8 126
135#define PLIC_INT_FABRIC_F2H_9 127
136#define PLIC_INT_FABRIC_F2H_10 128
137#define PLIC_INT_FABRIC_F2H_11 129
138#define PLIC_INT_FABRIC_F2H_12 130
139#define PLIC_INT_FABRIC_F2H_13 131
140#define PLIC_INT_FABRIC_F2H_14 132
141#define PLIC_INT_FABRIC_F2H_15 133
142#define PLIC_INT_FABRIC_F2H_16 134
143#define PLIC_INT_FABRIC_F2H_17 135
144#define PLIC_INT_FABRIC_F2H_18 136
145#define PLIC_INT_FABRIC_F2H_19 137
146#define PLIC_INT_FABRIC_F2H_20 138
147#define PLIC_INT_FABRIC_F2H_21 139
148#define PLIC_INT_FABRIC_F2H_22 140
149#define PLIC_INT_FABRIC_F2H_23 141
150#define PLIC_INT_FABRIC_F2H_24 142
151#define PLIC_INT_FABRIC_F2H_25 143
152#define PLIC_INT_FABRIC_F2H_26 144
153#define PLIC_INT_FABRIC_F2H_27 145
154#define PLIC_INT_FABRIC_F2H_28 146
155#define PLIC_INT_FABRIC_F2H_29 147
156#define PLIC_INT_FABRIC_F2H_30 148
157#define PLIC_INT_FABRIC_F2H_31 149
158#define PLIC_INT_FABRIC_F2H_32 150
159#define PLIC_INT_FABRIC_F2H_33 151
160#define PLIC_INT_FABRIC_F2H_34 152
161#define PLIC_INT_FABRIC_F2H_35 153
162#define PLIC_INT_FABRIC_F2H_36 154
163#define PLIC_INT_FABRIC_F2H_37 155
164#define PLIC_INT_FABRIC_F2H_38 156
165#define PLIC_INT_FABRIC_F2H_39 157
166#define PLIC_INT_FABRIC_F2H_40 158
167#define PLIC_INT_FABRIC_F2H_41 159
168#define PLIC_INT_FABRIC_F2H_42 160
169#define PLIC_INT_FABRIC_F2H_43 161
170#define PLIC_INT_FABRIC_F2H_44 162
171#define PLIC_INT_FABRIC_F2H_45 163
172#define PLIC_INT_FABRIC_F2H_46 164
173#define PLIC_INT_FABRIC_F2H_47 165
174#define PLIC_INT_FABRIC_F2H_48 166
175#define PLIC_INT_FABRIC_F2H_49 167
176#define PLIC_INT_FABRIC_F2H_50 168
177#define PLIC_INT_FABRIC_F2H_51 169
178#define PLIC_INT_FABRIC_F2H_52 170
179#define PLIC_INT_FABRIC_F2H_53 171
180#define PLIC_INT_FABRIC_F2H_54 172
181#define PLIC_INT_FABRIC_F2H_55 173
182#define PLIC_INT_FABRIC_F2H_56 174
183#define PLIC_INT_FABRIC_F2H_57 175
184#define PLIC_INT_FABRIC_F2H_58 176
185#define PLIC_INT_FABRIC_F2H_59 177
186#define PLIC_INT_FABRIC_F2H_60 178
187#define PLIC_INT_FABRIC_F2H_61 179
188#define PLIC_INT_FABRIC_F2H_62 180
189#define PLIC_INT_FABRIC_F2H_63 181
190#define PLIC_INT_BUS_ERROR_UNIT_HART_0 182
191#define PLIC_INT_BUS_ERROR_UNIT_HART_1 183
192#define PLIC_INT_BUS_ERROR_UNIT_HART_2 184
193#define PLIC_INT_BUS_ERROR_UNIT_HART_3 185
194#define PLIC_INT_BUS_ERROR_UNIT_HART_4 186
195
196#endif /* _DT_BINDINGS_INTERRUPT_CONTROLLER_MICROCHIP_MPFS_PLIC_H */