blob: 83c020a673d6e6fba706133c76d09ae1c78945ea [file] [log] [blame]
Tom Rini53633a82024-02-29 12:33:36 -05001# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
2%YAML 1.2
3---
4$id: http://devicetree.org/schemas/media/mediatek-jpeg-encoder.yaml#
5$schema: http://devicetree.org/meta-schemas/core.yaml#
6
7title: MediaTek JPEG Encoder
8
9maintainers:
10 - Xia Jiang <xia.jiang@mediatek.com>
11
12description: |-
13 MediaTek JPEG Encoder is the JPEG encode hardware present in MediaTek SoCs
14
15properties:
16 compatible:
17 items:
18 - enum:
19 - mediatek,mt2701-jpgenc
20 - mediatek,mt8183-jpgenc
21 - mediatek,mt8186-jpgenc
22 - mediatek,mt8188-jpgenc
23 - const: mediatek,mtk-jpgenc
24 reg:
25 maxItems: 1
26
27 interrupts:
28 maxItems: 1
29
30 clocks:
31 maxItems: 1
32
33 clock-names:
34 items:
35 - const: jpgenc
36
37 power-domains:
38 maxItems: 1
39
40 iommus:
Tom Rini6bb92fc2024-05-20 09:54:58 -060041 minItems: 2
42 maxItems: 4
Tom Rini53633a82024-02-29 12:33:36 -050043 description: |
44 Points to the respective IOMMU block with master port as argument, see
45 Documentation/devicetree/bindings/iommu/mediatek,iommu.yaml for details.
46 Ports are according to the HW.
47
48required:
49 - compatible
50 - reg
51 - interrupts
52 - clocks
53 - clock-names
54 - power-domains
55 - iommus
56
57additionalProperties: false
58
59examples:
60 - |
61 #include <dt-bindings/clock/mt2701-clk.h>
62 #include <dt-bindings/interrupt-controller/arm-gic.h>
63 #include <dt-bindings/memory/mt2701-larb-port.h>
64 #include <dt-bindings/power/mt2701-power.h>
65 jpegenc: jpegenc@1500a000 {
66 compatible = "mediatek,mt2701-jpgenc",
67 "mediatek,mtk-jpgenc";
68 reg = <0x1500a000 0x1000>;
69 interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_LOW>;
70 clocks = <&imgsys CLK_IMG_VENC>;
71 clock-names = "jpgenc";
72 power-domains = <&scpsys MT2701_POWER_DOMAIN_ISP>;
73 iommus = <&iommu MT2701_M4U_PORT_JPGENC_RDMA>,
74 <&iommu MT2701_M4U_PORT_JPGENC_BSDMA>;
75 };