blob: fee0c3d51030c88b7351de8212ab3bf94406b3ab [file] [log] [blame]
Parthiban Nallathambic4669382019-04-10 16:35:32 +02001/* SPDX-License-Identifier: GPL-2.0+ */
2/*
3 * Board configuration file for Phytec phyBOARD-i.MX6ULL-Segin SBC
4 * Copyright (C) 2019 Parthiban Nallathambi <parthitce@gmail.com>
5 *
6 * Based on include/configs/xpress.h:
7 * Copyright (C) 2015-2016 Stefan Roese <sr@denx.de>
8 */
9#ifndef __PCL063_ULL_H
10#define __PCL063_ULL_H
11
12#include <linux/sizes.h>
Simon Glassfb64e362020-05-10 11:40:09 -060013#include <linux/stringify.h>
Parthiban Nallathambic4669382019-04-10 16:35:32 +020014#include "mx6_common.h"
15
16/* SPL options */
17#include "imx6_spl.h"
18
19#define CONFIG_SYS_FSL_USDHC_NUM 2
20
21/* Size of malloc() pool */
22#define CONFIG_SYS_MALLOC_LEN (16 * SZ_1M)
23
24/* Environment settings */
Parthiban Nallathambic4669382019-04-10 16:35:32 +020025
26/* Environment in SD */
Parthiban Nallathambic4669382019-04-10 16:35:32 +020027#define MMC_ROOTFS_DEV 0
28#define MMC_ROOTFS_PART 2
29
30/* Console configs */
31#define CONFIG_MXC_UART_BASE UART1_BASE
32
33/* MMC Configs */
Parthiban Nallathambic4669382019-04-10 16:35:32 +020034
35#define CONFIG_SYS_FSL_ESDHC_ADDR USDHC2_BASE_ADDR
36#define CONFIG_SUPPORT_EMMC_BOOT
37
38/* I2C configs */
Parthiban Nallathambic4669382019-04-10 16:35:32 +020039
40/* Miscellaneous configurable options */
Parthiban Nallathambic4669382019-04-10 16:35:32 +020041
42#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
43#define CONFIG_SYS_HZ 1000
44
45/* Physical Memory Map */
46#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
47#define PHYS_SDRAM_SIZE SZ_256M
48
49#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
50#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
51#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
52
53#define CONFIG_SYS_INIT_SP_OFFSET \
54 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
55#define CONFIG_SYS_INIT_SP_ADDR \
56 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
57
58/* NAND */
59#define CONFIG_SYS_MAX_NAND_DEVICE 1
60#define CONFIG_SYS_NAND_BASE 0x40000000
61
62/* USB Configs */
63#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
64#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
65#define CONFIG_MXC_USB_FLAGS 0
66#define CONFIG_USB_MAX_CONTROLLER_COUNT 1
67
Parthiban Nallathambic4669382019-04-10 16:35:32 +020068#define ENV_MMC \
69 "mmcdev=" __stringify(MMC_ROOTFS_DEV) "\0" \
70 "mmcpart=" __stringify(MMC_ROOTFS_PART) "\0" \
71 "fitpart=1\0" \
72 "bootdelay=3\0" \
73 "silent=1\0" \
74 "optargs=rw rootwait\0" \
75 "mmcautodetect=yes\0" \
76 "mmcrootfstype=ext4\0" \
77 "mmcfit_name=fitImage\0" \
78 "mmcloadfit=fatload mmc ${mmcdev}:${fitpart} ${fit_addr} " \
79 "${mmcfit_name}\0" \
80 "mmcargs=setenv bootargs " \
81 "root=/dev/mmcblk${mmcdev}p${mmcpart} ${optargs} " \
82 "console=${console} rootfstype=${mmcrootfstype}\0" \
83 "mmc_mmc_fit=run mmcloadfit;run mmcargs addcon; bootm ${fit_addr}\0" \
84
85/* Default environment */
86#define CONFIG_EXTRA_ENV_SETTINGS \
87 "fdt_high=0xffffffff\0" \
88 "console=ttymxc0,115200n8\0" \
89 "addcon=setenv bootargs ${bootargs} console=${console},${baudrate}\0" \
90 "fit_addr=0x82000000\0" \
91 ENV_MMC
92
93#define CONFIG_BOOTCOMMAND "run mmc_mmc_fit"
94
95#define BOOT_TARGET_DEVICES(func) \
96 func(MMC, mmc, 0) \
97 func(MMC, mmc, 1) \
98 func(DHCP, dhcp, na)
99
100#include <config_distro_bootcmd.h>
101
102#endif /* __PCL063_ULL_H */