blob: d44ce45fd6b8424a7941b83875fa096795661a89 [file] [log] [blame]
Yuantian Tang92f18ff2019-04-10 16:43:34 +08001/* SPDX-License-Identifier: GPL-2.0+ */
2/*
Hou Zhiqiangce6e3912022-04-22 13:50:06 +05303 * Copyright 2019, 2021 NXP
Yuantian Tang92f18ff2019-04-10 16:43:34 +08004 */
5
6#ifndef __LS1028A_RDB_H
7#define __LS1028A_RDB_H
8
9#include "ls1028a_common.h"
10
Tom Rini8c70baa2021-12-14 13:36:40 -050011#define COUNTER_FREQUENCY_REAL (get_board_sys_clk() / 4)
Yuantian Tang92f18ff2019-04-10 16:43:34 +080012
Yuantian Tang92f18ff2019-04-10 16:43:34 +080013/* Store environment at top of flash */
Yuantian Tang92f18ff2019-04-10 16:43:34 +080014
Yuantian Tang92f18ff2019-04-10 16:43:34 +080015/*
16 * QIXIS Definitions
17 */
Yuantian Tang92f18ff2019-04-10 16:43:34 +080018
19#ifdef CONFIG_FSL_QIXIS
20#define QIXIS_BASE 0x7fb00000
21#define QIXIS_BASE_PHYS QIXIS_BASE
Tom Rini6a5dccc2022-11-16 13:10:41 -050022#define CFG_SYS_I2C_FPGA_ADDR 0x66
Yuantian Tang92f18ff2019-04-10 16:43:34 +080023#define QIXIS_LBMAP_SWITCH 2
24#define QIXIS_LBMAP_MASK 0xe0
25#define QIXIS_LBMAP_SHIFT 0x5
26#define QIXIS_LBMAP_DFLTBANK 0x00
27#define QIXIS_LBMAP_ALTBANK 0x00
28#define QIXIS_LBMAP_SD 0x00
29#define QIXIS_LBMAP_EMMC 0x00
Yuantian Tang3de4d1d2020-06-10 16:13:50 +080030#define QIXIS_LBMAP_XSPI 0x00
Yuantian Tang92f18ff2019-04-10 16:43:34 +080031#define QIXIS_RCW_SRC_SD 0xf8
32#define QIXIS_RCW_SRC_EMMC 0xf9
Yuantian Tang3de4d1d2020-06-10 16:13:50 +080033#define QIXIS_RCW_SRC_XSPI 0xff
Yuantian Tang92f18ff2019-04-10 16:43:34 +080034#define QIXIS_RST_CTL_RESET 0x31
35#define QIXIS_RCFG_CTL_RECONFIG_IDLE 0x10
36#define QIXIS_RCFG_CTL_RECONFIG_START 0x11
37#define QIXIS_RCFG_CTL_WATCHDOG_ENBLE 0x08
38#define QIXIS_RST_FORCE_MEM 0x01
39
Tom Rini6a5dccc2022-11-16 13:10:41 -050040#define CFG_SYS_FPGA_CSPR_EXT (0x0)
41#define CFG_SYS_FPGA_CSPR (CSPR_PHYS_ADDR(QIXIS_BASE_PHYS) | \
Yuantian Tang92f18ff2019-04-10 16:43:34 +080042 CSPR_PORT_SIZE_8 | \
43 CSPR_MSEL_GPCM | \
44 CSPR_V)
Tom Rini6a5dccc2022-11-16 13:10:41 -050045#define CFG_SYS_FPGA_CSOR (CSOR_NOR_ADM_SHIFT(4) | \
Yuantian Tang92f18ff2019-04-10 16:43:34 +080046 CSOR_NOR_NOR_MODE_AVD_NOR | \
47 CSOR_NOR_TRHZ_80)
48#endif
49
Yuantian Tang65fd69e2020-03-20 14:37:07 +080050/* Initial environment variables */
51#ifndef SPL_NO_ENV
Tom Rinic9edebe2022-12-04 10:03:50 -050052#undef CFG_EXTRA_ENV_SETTINGS
53#define CFG_EXTRA_ENV_SETTINGS \
Yuantian Tang65fd69e2020-03-20 14:37:07 +080054 "board=ls1028ardb\0" \
55 "hwconfig=fsl_ddr:bank_intlv=auto\0" \
56 "ramdisk_addr=0x800000\0" \
57 "ramdisk_size=0x2000000\0" \
58 "bootm_size=0x10000000\0" \
Yuantian Tang65fd69e2020-03-20 14:37:07 +080059 "kernel_addr=0x01000000\0" \
60 "scriptaddr=0x80000000\0" \
61 "scripthdraddr=0x80080000\0" \
62 "fdtheader_addr_r=0x80100000\0" \
63 "kernelheader_addr_r=0x80200000\0" \
64 "load_addr=0xa0000000\0" \
65 "kernel_addr_r=0x81000000\0" \
66 "fdt_addr_r=0x90000000\0" \
67 "ramdisk_addr_r=0xa0000000\0" \
68 "kernel_start=0x1000000\0" \
69 "kernelheader_start=0x600000\0" \
70 "kernel_load=0xa0000000\0" \
71 "kernel_size=0x2800000\0" \
72 "kernelheader_size=0x40000\0" \
73 "kernel_addr_sd=0x8000\0" \
74 "kernel_size_sd=0x14000\0" \
75 "kernelhdr_addr_sd=0x3000\0" \
76 "kernelhdr_size_sd=0x20\0" \
77 "console=ttyS0,115200\0" \
Yuantian Tang65fd69e2020-03-20 14:37:07 +080078 BOOTENV \
79 "boot_scripts=ls1028ardb_boot.scr\0" \
80 "boot_script_hdr=hdr_ls1028ardb_bs.out\0" \
81 "scan_dev_for_boot_part=" \
82 "part list ${devtype} ${devnum} devplist; " \
83 "env exists devplist || setenv devplist 1; " \
84 "for distro_bootpart in ${devplist}; do " \
85 "if fstype ${devtype} " \
86 "${devnum}:${distro_bootpart} " \
87 "bootfstype; then " \
88 "run scan_dev_for_boot; " \
89 "fi; " \
90 "done\0" \
Yuantian Tang65fd69e2020-03-20 14:37:07 +080091 "boot_a_script=" \
92 "load ${devtype} ${devnum}:${distro_bootpart} " \
93 "${scriptaddr} ${prefix}${script}; " \
94 "env exists secureboot && load ${devtype} " \
95 "${devnum}:${distro_bootpart} " \
96 "${scripthdraddr} ${prefix}${boot_script_hdr} " \
97 "&& esbc_validate ${scripthdraddr};" \
98 "source ${scriptaddr}\0" \
99 "xspi_bootcmd=echo Trying load from FlexSPI flash ...;" \
100 "sf probe 0:0 && sf read $load_addr " \
101 "$kernel_start $kernel_size ; env exists secureboot &&" \
102 "sf read $kernelheader_addr_r $kernelheader_start " \
103 "$kernelheader_size && esbc_validate ${kernelheader_addr_r}; "\
104 " bootm $load_addr#$board\0" \
105 "xspi_hdploadcmd=echo Trying load HDP firmware from FlexSPI...;" \
106 "sf probe 0:0 && sf read $load_addr 0x940000 0x30000 " \
107 "&& hdp load $load_addr 0x2000\0" \
108 "sd_bootcmd=echo Trying load from SD ...;" \
109 "mmc dev 0;mmcinfo; mmc read $load_addr " \
110 "$kernel_addr_sd $kernel_size_sd && " \
111 "env exists secureboot && mmc read $kernelheader_addr_r " \
112 "$kernelhdr_addr_sd $kernelhdr_size_sd " \
113 " && esbc_validate ${kernelheader_addr_r};" \
114 "bootm $load_addr#$board\0" \
115 "sd_hdploadcmd=echo Trying load HDP firmware from SD..;" \
116 "mmc dev 0;mmcinfo;mmc read $load_addr 0x4a00 0x200 " \
117 "&& hdp load $load_addr 0x2000\0" \
118 "emmc_bootcmd=echo Trying load from EMMC ..;" \
119 "mmc dev 1;mmcinfo; mmc read $load_addr " \
120 "$kernel_addr_sd $kernel_size_sd && " \
121 "env exists secureboot && mmc read $kernelheader_addr_r " \
122 "$kernelhdr_addr_sd $kernelhdr_size_sd " \
123 " && esbc_validate ${kernelheader_addr_r};" \
124 "bootm $load_addr#$board\0" \
125 "emmc_hdploadcmd=echo Trying load HDP firmware from EMMC..;" \
126 "mmc dev 1;mmcinfo;mmc read $load_addr 0x4a00 0x200 " \
127 "&& hdp load $load_addr 0x2000\0"
128#endif
Yuantian Tang92f18ff2019-04-10 16:43:34 +0800129#endif /* __LS1028A_RDB_H */