Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 625bc3f8d808f74f8fbead519dde9aac39c5d719 / . / configs / ap152_defconfig
blob: 0864bf46d543f7c1fb993e596b42695150cba74f [file] [log] [blame]
Rosy Songbd905c32019-03-16 09:24:44 +0800[diff] [blame]1CONFIG_MIPS=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]2CONFIG_TEXT_BASE=0x9F000000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]3CONFIG_SYS_MALLOC_LEN=0x40000
Rosy Songbd905c32019-03-16 09:24:44 +0800[diff] [blame]4CONFIG_SYS_MALLOC_F_LEN=0x800
Tom Rini9924ca12023-02-17 09:58:06 -0500[diff] [blame]5CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
6CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0xbd001fff
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]7CONFIG_ENV_SIZE=0x10000
8CONFIG_ENV_OFFSET=0x40000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]9CONFIG_ENV_SECT_SIZE=0x10000
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]10CONFIG_DEFAULT_DEVICE_TREE="ap152"
Tom Rinic427a582024-10-08 09:18:32 -0600[diff] [blame]11CONFIG_SYS_LOAD_ADDR=0x81000000
Rosy Songbd905c32019-03-16 09:24:44 +0800[diff] [blame]12CONFIG_DEBUG_UART_BASE=0xb8020000
13CONFIG_DEBUG_UART_CLOCK=25000000
Tom Rini7c027e02022-06-20 08:13:12 -0400[diff] [blame]14CONFIG_DEBUG_UART_BOARD_INIT=y
Rosy Songbd905c32019-03-16 09:24:44 +0800[diff] [blame]15CONFIG_ARCH_ATH79=y
16CONFIG_TARGET_AP152=y
Daniel Schwierzeckff21b842022-07-10 17:15:14 +0200[diff] [blame]17CONFIG_SYS_MIPS_TIMER_FREQ=375000000
Rosy Songbd905c32019-03-16 09:24:44 +0800[diff] [blame]18CONFIG_DEBUG_UART=y
Tom Rini76fbc6f2022-04-01 10:33:18 -0400[diff] [blame]19CONFIG_SYS_MEMTEST_START=0x80100000
20CONFIG_SYS_MEMTEST_END=0x83f00000
Rosy Songbd905c32019-03-16 09:24:44 +0800[diff] [blame]21CONFIG_BOOTDELAY=3
22CONFIG_USE_BOOTARGS=y
23CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/mtdblock2 rootfstype=squashfs"
Tom Rini5ddf1722021-11-10 09:11:40 -0500[diff] [blame]24CONFIG_USE_BOOTCOMMAND=y
25CONFIG_BOOTCOMMAND="sf probe;mtdparts default;bootm 0x9f060000"
Tom Rini914a8c02024-01-03 09:26:16 -0500[diff] [blame]26CONFIG_SYS_CBSIZE=256
27CONFIG_SYS_PBSIZE=281
Rosy Songbd905c32019-03-16 09:24:44 +0800[diff] [blame]28CONFIG_DISPLAY_CPUINFO=y
29CONFIG_BOARD_EARLY_INIT_F=y
Tom Rini47805502022-05-12 16:45:08 -0400[diff] [blame]30CONFIG_SYS_MALLOC_BOOTPARAMS=y
Tom Rinic4359852023-10-02 10:35:27 -0400[diff] [blame]31CONFIG_SYS_PROMPT="ap152 # "
Rosy Songbd905c32019-03-16 09:24:44 +0800[diff] [blame]32# CONFIG_CMD_BDI is not set
33# CONFIG_CMD_CONSOLE is not set
34# CONFIG_CMD_ELF is not set
35# CONFIG_CMD_XIMG is not set
36# CONFIG_CMD_EXPORTENV is not set
37# CONFIG_CMD_IMPORTENV is not set
38# CONFIG_CMD_EDITENV is not set
39# CONFIG_CMD_CRC32 is not set
40CONFIG_CMD_MEMTEST=y
Rosy Songbd905c32019-03-16 09:24:44 +0800[diff] [blame]41CONFIG_CMD_SPI=y
42CONFIG_CMD_MTDPARTS=y
43CONFIG_MTDIDS_DEFAULT="nor0=spi-flash.0"
44CONFIG_MTDPARTS_DEFAULT="mtdparts=spi-flash.0:256k(u-boot),64k(u-boot-env),6336k(rootfs),1472k(uImage),64k(ART)"
45# CONFIG_ISO_PARTITION is not set
Rosy Songbd905c32019-03-16 09:24:44 +0800[diff] [blame]46CONFIG_ENV_IS_IN_SPI_FLASH=y
Tom Rini119d2fb2021-12-11 14:55:48 -0500[diff] [blame]47CONFIG_ENV_SPI_MAX_HZ=25000000
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]48CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Jerome Forissiere0f95512024-10-16 12:03:59 +0200[diff] [blame]49CONFIG_NO_NET=y
Miquel Raynal803baa22019-10-03 19:50:08 +0200[diff] [blame]50CONFIG_MTD=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]51CONFIG_DM_SPI_FLASH=y
Rosy Songbd905c32019-03-16 09:24:44 +0800[diff] [blame]52CONFIG_SPI_FLASH_BAR=y
53CONFIG_SPI_FLASH_WINBOND=y
54CONFIG_SPI_FLASH_DATAFLASH=y
55CONFIG_SPI_FLASH_MTD=y
56CONFIG_PINCTRL=y
57CONFIG_DM_SERIAL=y
58CONFIG_DEBUG_UART_SHIFT=2
59CONFIG_SYS_NS16550=y
60CONFIG_SPI=y
61CONFIG_DM_SPI=y
62CONFIG_ATH79_SPI=y
63CONFIG_LZMA=y