blob: 9001b68994adc68683149f4ce3400dc12a821b5c [file] [log] [blame]
Tom Warren41b68382011-01-27 10:58:05 +00001/*
2 * (C) Copyright 2010,2011
3 * NVIDIA Corporation <www.nvidia.com>
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#ifndef _TEGRA2_H_
25#define _TEGRA2_H_
26
27#define NV_PA_SDRAM_BASE 0x00000000
28#define NV_PA_TMRUS_BASE 0x60005010
29#define NV_PA_CLK_RST_BASE 0x60006000
30#define NV_PA_APB_MISC_BASE 0x70000000
31#define NV_PA_APB_UARTA_BASE (NV_PA_APB_MISC_BASE + 0x6000)
32#define NV_PA_APB_UARTB_BASE (NV_PA_APB_MISC_BASE + 0x6040)
33#define NV_PA_APB_UARTC_BASE (NV_PA_APB_MISC_BASE + 0x6200)
34#define NV_PA_APB_UARTD_BASE (NV_PA_APB_MISC_BASE + 0x6300)
35#define NV_PA_APB_UARTE_BASE (NV_PA_APB_MISC_BASE + 0x6400)
36#define NV_PA_PMC_BASE 0x7000E400
37
38#define TEGRA2_SDRC_CS0 NV_PA_SDRAM_BASE
39#define LOW_LEVEL_SRAM_STACK 0x4000FFFC
40
41#ifndef __ASSEMBLY__
42struct timerus {
43 unsigned int cntr_1us;
44};
45#else /* __ASSEMBLY__ */
46#define PRM_RSTCTRL NV_PA_PMC_BASE
47#endif
48
49#endif /* TEGRA2_H */