blob: fd2ec6a77516a6e9e6cb66406c4b0f1783617f3e [file] [log] [blame]
Michal Simek61015152016-05-26 08:06:38 +02001/*
2 * Configuration for Xilinx ZynqMP zc1751 XM018 DC4
3 *
4 * (C) Copyright 2015 Xilinx, Inc.
5 * Michal Simek <michal.simek@xilinx.com>
6 *
7 * SPDX-License-Identifier: GPL-2.0+
8 */
9
10#ifndef __CONFIG_ZYNQMP_ZC1751_XM018_DC4_H
11#define __CONFIG_ZYNQMP_ZC1751_XM018_DC4_H
12
13#define CONFIG_IDENT_STRING " Xilinx ZynqMP ZC1751 xm018 dc4"
14
15#define CONFIG_KERNEL_FDT_OFST_SIZE \
16 "kernel_offset=0x400000\0" \
17 "fdt_offset=0x2400000\0" \
18 "kernel_size=0x2000000\0" \
19 "fdt_size=0x80000\0" \
20 "board=zc1751-dc4\0"
21
22#include <configs/xilinx_zynqmp.h>
23
24#endif /* __CONFIG_ZYNQMP_ZC1751_XM018_DC4_H */