blob: 9a640a5b045d3919024fc535f591774b84130b67 [file] [log] [blame]
Reinhard Meyer8ec18f42010-07-27 15:18:38 +02001/*
2 * Copyright (C) 2010
3 * Reinhard Meyer, reinhard.meyer@emk-elektronik.de
4 *
5 * Debug Unit
6 * Based on AT91SAM9XE datasheet
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License as published by
10 * the Free Software Foundation; either version 2 of the License, or
11 * (at your option) any later version.
12 */
13
14#ifndef AT91_DBU_H
15#define AT91_DBU_H
16
17#ifndef __ASSEMBLY__
18
19typedef struct at91_dbu {
20 u32 cr; /* Control Register WO */
21 u32 mr; /* Mode Register RW */
22 u32 ier; /* Interrupt Enable Register WO */
23 u32 idr; /* Interrupt Disable Register WO */
24 u32 imr; /* Interrupt Mask Register RO */
25 u32 sr; /* Status Register RO */
26 u32 rhr; /* Receive Holding Register RO */
27 u32 thr; /* Transmit Holding Register WO */
28 u32 brgr; /* Baud Rate Generator Register RW */
29 u32 res1[7];/* 0x0024 - 0x003C Reserved */
30 u32 cidr; /* Chip ID Register RO */
31 u32 exid; /* Chip ID Extension Register RO */
32 u32 fnr; /* Force NTRST Register RW */
33} at91_dbu_t;
34
35#endif /* __ASSEMBLY__ */
36
37#define AT91_DBU_CID_ARCH_MASK 0x0ff00000
38#define AT91_DBU_CID_ARCH_9xx 0x01900000
39#define AT91_DBU_CID_ARCH_9XExx 0x02900000
40
Bo Shen60f3dd32013-05-12 22:40:54 +000041#define AT91_DBU_CIDR_MASK 0x1f
42#define AT91_DBU_CIDR 0x40
43#define AT91_DBU_EXID 0x44
44
Reinhard Meyer8ec18f42010-07-27 15:18:38 +020045#endif