blob: 9e525dd7820b7f4ef7e77d25cdfafad83d784df3 [file] [log] [blame]
wdenk591dda52002-11-18 00:14:45 +00001/*
2 * (C) Copyright 2002
Albert ARIBAUD60fbc8d2011-08-04 18:45:45 +02003 * Daniel Engström, Omicron Ceti AB, daniel@omicron.se.
wdenk591dda52002-11-18 00:14:45 +00004 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02005 * SPDX-License-Identifier: GPL-2.0+
wdenk591dda52002-11-18 00:14:45 +00006 */
7
wdenkef5fe752003-03-12 10:41:04 +00008#ifndef _U_BOOT_I386_H_
9#define _U_BOOT_I386_H_ 1
wdenk591dda52002-11-18 00:14:45 +000010
wdenk591dda52002-11-18 00:14:45 +000011/* cpu/.../cpu.c */
Graeme Russ121931c2011-02-12 15:11:35 +110012int x86_cpu_init_r(void);
Graeme Russ078395c2009-11-24 20:04:21 +110013int cpu_init_r(void);
Graeme Russ121931c2011-02-12 15:11:35 +110014int x86_cpu_init_f(void);
Graeme Russ078395c2009-11-24 20:04:21 +110015int cpu_init_f(void);
Graeme Russ35368962011-12-31 22:58:15 +110016void init_gd(gd_t *id, u64 *gdt_addr);
17void setup_gdt(gd_t *id, u64 *gdt_addr);
Graeme Russ6e256002011-12-27 22:46:43 +110018int init_cache(void);
Gabe Black846d08e2012-10-20 12:33:10 +000019int cleanup_before_linux(void);
Simon Glassace6cd82013-04-17 16:13:34 +000020void panic_puts(const char *str);
Graeme Russ7679d1f2009-02-24 21:14:45 +110021
22/* cpu/.../timer.c */
23void timer_isr(void *);
24typedef void (timer_fnc_t) (void);
25int register_timer_isr (timer_fnc_t *isr_func);
Simon Glass11d7a5b2013-04-17 16:13:36 +000026unsigned long get_tbclk_mhz(void);
27void timer_set_base(uint64_t base);
Simon Glass3e8b6052013-04-17 16:13:39 +000028int pcat_timer_init(void);
Graeme Russ7679d1f2009-02-24 21:14:45 +110029
Graeme Russcbfce1d2011-04-13 19:43:28 +100030/* Architecture specific - can be in arch/x86/cpu/, arch/x86/lib/, or $(BOARD)/ */
Graeme Russ344f7452011-02-12 15:11:59 +110031int dram_init_f(void);
wdenk591dda52002-11-18 00:14:45 +000032
Graeme Russ77290ee2009-02-24 21:13:40 +110033/* cpu/.../interrupts.c */
34int cpu_init_interrupts(void);
35
wdenk591dda52002-11-18 00:14:45 +000036/* board/.../... */
wdenkabda5ca2003-05-31 18:35:21 +000037int dram_init(void);
38
Graeme Russa8d06b42010-04-24 00:05:48 +100039void setup_pcat_compatibility(void);
40
wdenkabda5ca2003-05-31 18:35:21 +000041void isa_unmap_rom(u32 addr);
42u32 isa_map_rom(u32 bus_addr, int size);
43
Graeme Russcbfce1d2011-04-13 19:43:28 +100044/* arch/x86/lib/... */
wdenkabda5ca2003-05-31 18:35:21 +000045int video_bios_init(void);
wdenk591dda52002-11-18 00:14:45 +000046
Graeme Russd7755b42012-01-01 15:06:39 +110047void board_init_f_r_trampoline(ulong) __attribute__ ((noreturn));
48void board_init_f_r(void) __attribute__ ((noreturn));
wdenk591dda52002-11-18 00:14:45 +000049
Vadim Bendebury1d82bac2012-10-23 18:04:32 +000050/* Read the time stamp counter */
Simon Glass42081ce2013-06-11 11:14:52 -070051static inline __attribute__((no_instrument_function)) uint64_t rdtsc(void)
Vadim Bendebury1d82bac2012-10-23 18:04:32 +000052{
53 uint32_t high, low;
54 __asm__ __volatile__("rdtsc" : "=a" (low), "=d" (high));
55 return (((uint64_t)high) << 32) | low;
56}
57
58/* board/... */
59void timer_set_tsc_base(uint64_t new_base);
60uint64_t timer_get_tsc(void);
61
wdenkef5fe752003-03-12 10:41:04 +000062#endif /* _U_BOOT_I386_H_ */