Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 607092a92bbe9fa00b29fdd69d90d45d0333e032 / . / board / freescale / m5208evbe / u-boot.lds
blob: b1d2d016d48d8fa37ff7a11ad47d31d15349cb85 [file] [log] [blame]
TsiChung Liewb354aef2009-06-12 11:29:00 +0000[diff] [blame]1/*
2 * (C) Copyright 2000
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24OUTPUT_ARCH(m68k)
Jason Jin80c16192011-08-22 17:24:45 +0800[diff] [blame]25
TsiChung Liewb354aef2009-06-12 11:29:00 +0000[diff] [blame]26SECTIONS
27{
28 /* Read-only sections, merged into text segment: */
TsiChung Liewb354aef2009-06-12 11:29:00 +0000[diff] [blame]29 .text :
30 {
Jason Jin80c16192011-08-22 17:24:45 +0800[diff] [blame]31 arch/m68k/cpu/mcf52x2/start.o (.text*)
TsiChung Liewb354aef2009-06-12 11:29:00 +0000[diff] [blame]32
33 . = DEFINED(env_offset) ? env_offset : .;
Jason Jin80c16192011-08-22 17:24:45 +0800[diff] [blame]34 common/env_embedded.o (.text*)
TsiChung Liewb354aef2009-06-12 11:29:00 +0000[diff] [blame]35
Jason Jin80c16192011-08-22 17:24:45 +0800[diff] [blame]36 *(.text*)
TsiChung Liewb354aef2009-06-12 11:29:00 +0000[diff] [blame]37 }
38 _etext = .;
39 PROVIDE (etext = .);
40 .rodata :
41 {
Jason Jin80c16192011-08-22 17:24:45 +0800[diff] [blame]42 *(SORT_BY_ALIGNMENT(SORT_BY_NAME(.rodata*)))
TsiChung Liewb354aef2009-06-12 11:29:00 +0000[diff] [blame]43 }
TsiChung Liewb354aef2009-06-12 11:29:00 +0000[diff] [blame]44
45 /* Read-write section, merged into data segment: */
46 . = (. + 0x00FF) & 0xFFFFFF00;
47 _erotext = .;
48 PROVIDE (erotext = .);
49
50 .reloc :
51 {
52 __got_start = .;
Jason Jin80c16192011-08-22 17:24:45 +0800[diff] [blame]53 KEEP(*(.got))
TsiChung Liewb354aef2009-06-12 11:29:00 +0000[diff] [blame]54 __got_end = .;
55 _GOT2_TABLE_ = .;
Jason Jin80c16192011-08-22 17:24:45 +0800[diff] [blame]56 KEEP(*(.got2))
TsiChung Liewb354aef2009-06-12 11:29:00 +0000[diff] [blame]57 _FIXUP_TABLE_ = .;
Jason Jin80c16192011-08-22 17:24:45 +0800[diff] [blame]58 KEEP(*(.fixup))
TsiChung Liewb354aef2009-06-12 11:29:00 +0000[diff] [blame]59 }
60 __got2_entries = (_FIXUP_TABLE_ - _GOT2_TABLE_) >>2;
61 __fixup_entries = (. - _FIXUP_TABLE_)>>2;
62
63 .data :
64 {
Jason Jin80c16192011-08-22 17:24:45 +0800[diff] [blame]65 *(.data*)
66 *(.sdata*)
TsiChung Liewb354aef2009-06-12 11:29:00 +0000[diff] [blame]67 }
68 _edata = .;
69 PROVIDE (edata = .);
70
71 . = .;
72 __u_boot_cmd_start = .;
73 .u_boot_cmd : { *(.u_boot_cmd) }
74 __u_boot_cmd_end = .;
75
Marek Vasut607092a2012-10-12 10:27:03 +0000[diff] [blame^]76 . = ALIGN(4);
77 .u_boot_list : {
78 #include <u-boot.lst>
79 }
80
TsiChung Liewb354aef2009-06-12 11:29:00 +0000[diff] [blame]81 . = .;
82 __start___ex_table = .;
83 __ex_table : { *(__ex_table) }
84 __stop___ex_table = .;
85
86 . = ALIGN(256);
87 __init_begin = .;
88 .text.init : { *(.text.init) }
89 .data.init : { *(.data.init) }
90 . = ALIGN(256);
91 __init_end = .;
92
93 __bss_start = .;
94 .bss (NOLOAD) :
95 {
96 _sbss = .;
Jason Jin80c16192011-08-22 17:24:45 +0800[diff] [blame]97 *(.sbss*)
98 *(.bss*)
TsiChung Liewb354aef2009-06-12 11:29:00 +0000[diff] [blame]99 *(COMMON)
100 . = ALIGN(4);
101 _ebss = .;
102 }
Po-Yu Chuangcedbf4b2011-03-01 22:59:59 +0000[diff] [blame]103 __bss_end__ = . ;
TsiChung Liewb354aef2009-06-12 11:29:00 +0000[diff] [blame]104 PROVIDE (end = .);
105}