blob: 850f8a551d8381c5896a19e3ee101f8fb876a20a [file] [log] [blame]
Chandan Nath77a73fe2012-01-09 20:38:59 +00001/*
2 * omap.h
3 *
4 * Copyright (C) 2011, Texas Instruments, Incorporated - http://www.ti.com/
5 *
6 * Author:
7 * Chandan Nath <chandan.nath@ti.com>
8 *
9 * Derived from OMAP4 work by
10 * Aneesh V <aneesh@ti.com>
11 *
12 * This program is free software; you can redistribute it and/or
13 * modify it under the terms of the GNU General Public License as
14 * published by the Free Software Foundation; either version 2 of
15 * the License, or (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR /PURPOSE. See the
20 * GNU General Public License for more details.
21 */
22
23#ifndef _OMAP_H_
24#define _OMAP_H_
25
26/*
27 * Non-secure SRAM Addresses
28 * Non-secure RAM starts at 0x40300000 for GP devices. But we keep SRAM_BASE
29 * at 0x40304000(EMU base) so that our code works for both EMU and GP
30 */
31#define NON_SECURE_SRAM_START 0x40304000
32#define NON_SECURE_SRAM_END 0x4030E000
Chandan Nath77a73fe2012-01-09 20:38:59 +000033
34/* ROM code defines */
35/* Boot device */
36#define BOOT_DEVICE_MASK 0xFF
37#define BOOT_DEVICE_OFFSET 0x8
38#define DEV_DESC_PTR_OFFSET 0x4
39#define DEV_DATA_PTR_OFFSET 0x18
40#define BOOT_MODE_OFFSET 0x8
41#define RESET_REASON_OFFSET 0x9
42#define CH_FLAGS_OFFSET 0xA
43
44#define CH_FLAGS_CHSETTINGS (0x1 << 0)
45#define CH_FLAGS_CHRAM (0x1 << 1)
46#define CH_FLAGS_CHFLASH (0x1 << 2)
47#define CH_FLAGS_CHMMCSD (0x1 << 3)
48
49#ifndef __ASSEMBLY__
50struct omap_boot_parameters {
51 char *boot_message;
52 unsigned int mem_boot_descriptor;
53 unsigned char omap_bootdevice;
54 unsigned char reset_reason;
55 unsigned char ch_flags;
56};
57#endif
58#endif