Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 5ecb847e2f0d2abe3cb5a12cd020bc07b66874b2 / . / arch / x86 / Kconfig
blob: 4f5ce38d6f31ada28c07e7d83746b70992d478ef [file] [log] [blame]
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]1menu "x86 architecture"
2 depends on X86
3
4config SYS_ARCH
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]5 default "x86"
6
Masahiro Yamada9520b712014-10-24 01:30:43 +0900[diff] [blame]7config USE_PRIVATE_LIBGCC
8 default y
9
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]10choice
11 prompt "Target select"
12
13config TARGET_COREBOOT
14 bool "Support coreboot"
Simon Glass0b36ecd2014-11-12 22:42:07 -0700[diff] [blame]15 help
16 This target is used for running U-Boot on top of Coreboot. In
17 this case Coreboot does the early inititalisation, and U-Boot
18 takes over once the RAM, video and CPU are fully running.
19 U-Boot is loaded as a fallback payload from Coreboot, in
20 Coreboot terminology. This method was used for the Chromebook
21 Pixel when launched.
22
23config TARGET_CHROMEBOOK_LINK
24 bool "Support Chromebook link"
25 help
26 This is the Chromebook Pixel released in 2013. It uses an Intel
27 i5 Ivybridge which is a die-shrink of Sandybridge, with 4GB of
28 SDRAM. It has a Panther Point platform controller hub, PCIe
29 WiFi and Bluetooth. It also includes a 720p webcam, USB SD
30 reader, microphone and speakers, display port and 32GB SATA
31 solid state drive. There is a Chrome OS EC connected on LPC,
32 and it provides a 2560x1700 high resolution touch-enabled LCD
33 display.
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]34
35endchoice
36
Simon Glass98f139b2014-11-12 22:42:10 -0700[diff] [blame]37config RAMBASE
38 hex
39 default 0x100000
40
41config RAMTOP
42 hex
43 default 0x200000
44
45config XIP_ROM_SIZE
46 hex
47 default 0x10000
48
49config CPU_ADDR_BITS
50 int
51 default 36
52
Simon Glass268eefd2014-11-12 22:42:28 -0700[diff] [blame]53config HPET_ADDRESS
54 hex
55 default 0xfed00000 if !HPET_ADDRESS_OVERRIDE
56
57config SMM_TSEG
58 bool
59 default n
60
61config SMM_TSEG_SIZE
62 hex
63
Simon Glass6622b342014-11-12 22:42:08 -0700[diff] [blame]64config ROM_SIZE
65 hex
66 default 0x800000
67
68config HAVE_INTEL_ME
69 bool "Platform requires Intel Management Engine"
70 help
71 Newer higher-end devices have an Intel Management Engine (ME)
72 which is a very large binary blob (typically 1.5MB) which is
73 required for the platform to work. This enforces a particular
74 SPI flash format. You will need to supply the me.bin file in
75 your board directory.
76
Simon Glass268eefd2014-11-12 22:42:28 -0700[diff] [blame]77config X86_RAMTEST
78 bool "Perform a simple RAM test after SDRAM initialisation"
79 help
80 If there is something wrong with SDRAM then the platform will
81 often crash within U-Boot or the kernel. This option enables a
82 very simple RAM test that quickly checks whether the SDRAM seems
83 to work correctly. It is not exhaustive but can save time by
84 detecting obvious failures.
85
Simon Glass5ecb8472014-11-14 20:56:30 -0700[diff] [blame^]86config MARK_GRAPHICS_MEM_WRCOMB
87 bool "Mark graphics memory as write-combining."
88 default n
89 help
90 The graphics performance may increase if the graphics
91 memory is set as write-combining cache type. This option
92 enables marking the graphics memory as write-combining.
93
94menu "Display"
95
96config FRAMEBUFFER_SET_VESA_MODE
97 prompt "Set framebuffer graphics resolution"
98 bool
99 help
100 Set VESA/native framebuffer mode (needed for bootsplash and graphical framebuffer console)
101
102choice
103 prompt "framebuffer graphics resolution"
104 default FRAMEBUFFER_VESA_MODE_117
105 depends on FRAMEBUFFER_SET_VESA_MODE
106 help
107 This option sets the resolution used for the coreboot framebuffer (and
108 bootsplash screen).
109
110config FRAMEBUFFER_VESA_MODE_100
111 bool "640x400 256-color"
112
113config FRAMEBUFFER_VESA_MODE_101
114 bool "640x480 256-color"
115
116config FRAMEBUFFER_VESA_MODE_102
117 bool "800x600 16-color"
118
119config FRAMEBUFFER_VESA_MODE_103
120 bool "800x600 256-color"
121
122config FRAMEBUFFER_VESA_MODE_104
123 bool "1024x768 16-color"
124
125config FRAMEBUFFER_VESA_MODE_105
126 bool "1024x7686 256-color"
127
128config FRAMEBUFFER_VESA_MODE_106
129 bool "1280x1024 16-color"
130
131config FRAMEBUFFER_VESA_MODE_107
132 bool "1280x1024 256-color"
133
134config FRAMEBUFFER_VESA_MODE_108
135 bool "80x60 text"
136
137config FRAMEBUFFER_VESA_MODE_109
138 bool "132x25 text"
139
140config FRAMEBUFFER_VESA_MODE_10A
141 bool "132x43 text"
142
143config FRAMEBUFFER_VESA_MODE_10B
144 bool "132x50 text"
145
146config FRAMEBUFFER_VESA_MODE_10C
147 bool "132x60 text"
148
149config FRAMEBUFFER_VESA_MODE_10D
150 bool "320x200 32k-color (1:5:5:5)"
151
152config FRAMEBUFFER_VESA_MODE_10E
153 bool "320x200 64k-color (5:6:5)"
154
155config FRAMEBUFFER_VESA_MODE_10F
156 bool "320x200 16.8M-color (8:8:8)"
157
158config FRAMEBUFFER_VESA_MODE_110
159 bool "640x480 32k-color (1:5:5:5)"
160
161config FRAMEBUFFER_VESA_MODE_111
162 bool "640x480 64k-color (5:6:5)"
163
164config FRAMEBUFFER_VESA_MODE_112
165 bool "640x480 16.8M-color (8:8:8)"
166
167config FRAMEBUFFER_VESA_MODE_113
168 bool "800x600 32k-color (1:5:5:5)"
169
170config FRAMEBUFFER_VESA_MODE_114
171 bool "800x600 64k-color (5:6:5)"
172
173config FRAMEBUFFER_VESA_MODE_115
174 bool "800x600 16.8M-color (8:8:8)"
175
176config FRAMEBUFFER_VESA_MODE_116
177 bool "1024x768 32k-color (1:5:5:5)"
178
179config FRAMEBUFFER_VESA_MODE_117
180 bool "1024x768 64k-color (5:6:5)"
181
182config FRAMEBUFFER_VESA_MODE_118
183 bool "1024x768 16.8M-color (8:8:8)"
184
185config FRAMEBUFFER_VESA_MODE_119
186 bool "1280x1024 32k-color (1:5:5:5)"
187
188config FRAMEBUFFER_VESA_MODE_11A
189 bool "1280x1024 64k-color (5:6:5)"
190
191config FRAMEBUFFER_VESA_MODE_11B
192 bool "1280x1024 16.8M-color (8:8:8)"
193
194config FRAMEBUFFER_VESA_MODE_USER
195 bool "Manually select VESA mode"
196
197endchoice
198
199# Map the config names to an integer (KB).
200config FRAMEBUFFER_VESA_MODE
201 prompt "VESA mode" if FRAMEBUFFER_VESA_MODE_USER
202 hex
203 default 0x100 if FRAMEBUFFER_VESA_MODE_100
204 default 0x101 if FRAMEBUFFER_VESA_MODE_101
205 default 0x102 if FRAMEBUFFER_VESA_MODE_102
206 default 0x103 if FRAMEBUFFER_VESA_MODE_103
207 default 0x104 if FRAMEBUFFER_VESA_MODE_104
208 default 0x105 if FRAMEBUFFER_VESA_MODE_105
209 default 0x106 if FRAMEBUFFER_VESA_MODE_106
210 default 0x107 if FRAMEBUFFER_VESA_MODE_107
211 default 0x108 if FRAMEBUFFER_VESA_MODE_108
212 default 0x109 if FRAMEBUFFER_VESA_MODE_109
213 default 0x10A if FRAMEBUFFER_VESA_MODE_10A
214 default 0x10B if FRAMEBUFFER_VESA_MODE_10B
215 default 0x10C if FRAMEBUFFER_VESA_MODE_10C
216 default 0x10D if FRAMEBUFFER_VESA_MODE_10D
217 default 0x10E if FRAMEBUFFER_VESA_MODE_10E
218 default 0x10F if FRAMEBUFFER_VESA_MODE_10F
219 default 0x110 if FRAMEBUFFER_VESA_MODE_110
220 default 0x111 if FRAMEBUFFER_VESA_MODE_111
221 default 0x112 if FRAMEBUFFER_VESA_MODE_112
222 default 0x113 if FRAMEBUFFER_VESA_MODE_113
223 default 0x114 if FRAMEBUFFER_VESA_MODE_114
224 default 0x115 if FRAMEBUFFER_VESA_MODE_115
225 default 0x116 if FRAMEBUFFER_VESA_MODE_116
226 default 0x117 if FRAMEBUFFER_VESA_MODE_117
227 default 0x118 if FRAMEBUFFER_VESA_MODE_118
228 default 0x119 if FRAMEBUFFER_VESA_MODE_119
229 default 0x11A if FRAMEBUFFER_VESA_MODE_11A
230 default 0x11B if FRAMEBUFFER_VESA_MODE_11B
231 default 0x117 if FRAMEBUFFER_VESA_MODE_USER
232
233endmenu
234
Simon Glass0b36ecd2014-11-12 22:42:07 -0700[diff] [blame]235source "arch/x86/cpu/ivybridge/Kconfig"
236
Simon Glass26a22402014-11-12 22:42:29 -0700[diff] [blame]237source "board/coreboot/coreboot/Kconfig"
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]238
Simon Glass0b36ecd2014-11-12 22:42:07 -0700[diff] [blame]239source "board/google/chromebook_link/Kconfig"
240
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]241endmenu