blob: 4c3c4177732d14e0c6368931ef9c097513f50b15 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0 */
Stefan Roese5ffceb82015-03-26 15:36:56 +01002/*
3 * Copyright (C) Marvell International Ltd. and its affiliates
Stefan Roese5ffceb82015-03-26 15:36:56 +01004 */
5
6#ifndef _DDR3_TRAINING_LEVELING_H_
7#define _DDR3_TRAINING_LEVELING_H_
8
9#define MAX_DQ_READ_LEVELING_DELAY 15
10
11int ddr3_tip_print_wl_supp_result(u32 dev_num);
12int ddr3_tip_calc_cs_mask(u32 dev_num, u32 if_id, u32 effective_cs,
13 u32 *cs_mask);
14u32 hws_ddr3_tip_max_cs_get(void);
15
16#endif /* _DDR3_TRAINING_LEVELING_H_ */