Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 5e801485c684f6bd605e05ae70b6f29a13df2a9c / . / configs / turris_mox_defconfig
blob: a87322c05221578aa21784c767d30e09ec409393 [file] [log] [blame]
Marek Behúnf835bed2018-04-24 17:21:31 +0200[diff] [blame]1CONFIG_ARM=y
Adam Fordd36b1022019-08-14 08:29:25 -0500[diff] [blame]2CONFIG_ARCH_CPU_INIT=y
Marek Behúnf835bed2018-04-24 17:21:31 +0200[diff] [blame]3CONFIG_ARCH_MVEBU=y
4CONFIG_SYS_TEXT_BASE=0x00000000
5CONFIG_SYS_MALLOC_F_LEN=0x2000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]6CONFIG_NR_DRAM_BANKS=2
Marek Behúnf835bed2018-04-24 17:21:31 +0200[diff] [blame]7CONFIG_TARGET_TURRIS_MOX=y
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]8CONFIG_ENV_SIZE=0x10000
9CONFIG_ENV_OFFSET=0x180000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]10CONFIG_ENV_SECT_SIZE=0x10000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]11CONFIG_DM_GPIO=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]12CONFIG_DEFAULT_DEVICE_TREE="armada-3720-turris-mox"
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]13CONFIG_DEBUG_UART_BASE=0xd0012000
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]14CONFIG_SYS_LOAD_ADDR=0x800000
Marek Behúnf835bed2018-04-24 17:21:31 +0200[diff] [blame]15CONFIG_DEBUG_UART=y
Pali Rohár8821e4f2021-08-13 13:56:37 +0200[diff] [blame]16CONFIG_AHCI=y
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]17CONFIG_OF_BOARD_FIXUP=y
Marek Behúnf835bed2018-04-24 17:21:31 +0200[diff] [blame]18CONFIG_DISTRO_DEFAULTS=y
19# CONFIG_SYS_MALLOC_CLEAR_ON_INIT is not set
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]20CONFIG_FIT=y
21CONFIG_FIT_VERBOSE=y
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]22CONFIG_OF_BOARD_SETUP=y
Simon Glass4be229d2019-07-20 20:51:14 -0600[diff] [blame]23CONFIG_USE_PREBOOT=y
Marek Behúnf835bed2018-04-24 17:21:31 +0200[diff] [blame]24CONFIG_SYS_CONSOLE_INFO_QUIET=y
25# CONFIG_DISPLAY_CPUINFO is not set
26# CONFIG_DISPLAY_BOARDINFO is not set
Marek Behún39cabfb2021-10-09 19:33:36 +0200[diff] [blame]27CONFIG_DISPLAY_BOARDINFO_LATE=y
Marek Behúnf835bed2018-04-24 17:21:31 +0200[diff] [blame]28CONFIG_ARCH_EARLY_INIT_R=y
Marek Behún39cabfb2021-10-09 19:33:36 +0200[diff] [blame]29CONFIG_LAST_STAGE_INIT=y
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]30CONFIG_MISC_INIT_R=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]31CONFIG_CMD_SHA1SUM=y
Marek Behúnf835bed2018-04-24 17:21:31 +0200[diff] [blame]32CONFIG_CMD_CLK=y
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]33# CONFIG_CMD_FLASH is not set
Tom Rini7fc96ef2019-02-07 14:53:03 -0500[diff] [blame]34CONFIG_CMD_GPIO=y
Pali Rohár9d599232021-09-02 10:34:00 +0200[diff] [blame]35CONFIG_CMD_GPT=y
Marek Behúnf835bed2018-04-24 17:21:31 +0200[diff] [blame]36CONFIG_CMD_I2C=y
37CONFIG_CMD_MMC=y
Marek Behúnc6674322021-07-09 16:56:14 +0200[diff] [blame]38CONFIG_CMD_MTD=y
Marek Behúnb4c15a52018-08-17 12:58:55 +0200[diff] [blame]39CONFIG_CMD_PCI=y
Pali Rohár8821e4f2021-08-13 13:56:37 +0200[diff] [blame]40CONFIG_CMD_SATA=y
Marek Behúnf835bed2018-04-24 17:21:31 +0200[diff] [blame]41CONFIG_CMD_SPI=y
42CONFIG_CMD_USB=y
Marek Behún06f1ab82021-01-19 15:49:25 +0100[diff] [blame]43CONFIG_CMD_WDT=y
Marek Behúnf835bed2018-04-24 17:21:31 +0200[diff] [blame]44CONFIG_CMD_TFTPPUT=y
45CONFIG_CMD_CACHE=y
46CONFIG_CMD_TIME=y
47CONFIG_CMD_MVEBU_BUBT=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]48CONFIG_CMD_AES=y
49CONFIG_CMD_HASH=y
Marek Behúnf835bed2018-04-24 17:21:31 +0200[diff] [blame]50CONFIG_CMD_BTRFS=y
51CONFIG_CMD_EXT4_WRITE=y
52CONFIG_MAC_PARTITION=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]53CONFIG_ENV_OVERWRITE=y
Marek Behúnf835bed2018-04-24 17:21:31 +0200[diff] [blame]54CONFIG_ENV_IS_IN_SPI_FLASH=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]55CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Tom Rinia8a77502022-03-11 09:12:01 -0500[diff] [blame]56CONFIG_ARP_TIMEOUT=200
Tom Rini26011a32022-03-11 09:12:02 -0500[diff] [blame]57CONFIG_NET_RETRY_COUNT=50
Pali Rohár8821e4f2021-08-13 13:56:37 +0200[diff] [blame]58CONFIG_SCSI_AHCI=y
59CONFIG_AHCI_PCI=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]60CONFIG_BUTTON=y
61CONFIG_BUTTON_GPIO=y
Marek Behúnf835bed2018-04-24 17:21:31 +0200[diff] [blame]62CONFIG_CLK=y
63CONFIG_CLK_MVEBU=y
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]64# CONFIG_MVEBU_GPIO is not set
65CONFIG_DM_I2C=y
Marek Behún53929db2021-10-09 19:33:37 +0200[diff] [blame]66CONFIG_SYS_I2C_MV=y
Marek Behún859ada52021-06-07 16:34:47 +0200[diff] [blame]67CONFIG_LED=y
68CONFIG_LED_GPIO=y
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]69CONFIG_MISC=y
Marek Behúnf835bed2018-04-24 17:21:31 +0200[diff] [blame]70CONFIG_MMC_SDHCI=y
71CONFIG_MMC_SDHCI_SDMA=y
72CONFIG_MMC_SDHCI_XENON=y
Miquel Raynal400cfcd2019-10-03 19:50:16 +0200[diff] [blame]73CONFIG_MTD=y
Marek Behúnc6674322021-07-09 16:56:14 +0200[diff] [blame]74CONFIG_DM_MTD=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]75CONFIG_SF_DEFAULT_SPEED=20000000
Marek Behúnf835bed2018-04-24 17:21:31 +0200[diff] [blame]76CONFIG_SPI_FLASH_MACRONIX=y
77CONFIG_SPI_FLASH_SPANSION=y
78CONFIG_SPI_FLASH_STMICRO=y
79CONFIG_SPI_FLASH_WINBOND=y
Marek Behúnc6674322021-07-09 16:56:14 +0200[diff] [blame]80CONFIG_SPI_FLASH_MTD=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]81CONFIG_PHY_MARVELL=y
Marek Behúnf835bed2018-04-24 17:21:31 +0200[diff] [blame]82CONFIG_PHY_GIGE=y
83CONFIG_MVNETA=y
Mark Kettenisf8463d62022-01-22 20:38:11 +0100[diff] [blame]84CONFIG_NVME_PCI=y
Marek Behúnb4c15a52018-08-17 12:58:55 +0200[diff] [blame]85CONFIG_PCI=y
Marek Behúnb4c15a52018-08-17 12:58:55 +0200[diff] [blame]86CONFIG_PCI_AARDVARK=y
Simon Glassc3fba302021-07-10 21:14:23 -0600[diff] [blame]87CONFIG_PHY=y
Tom Rinic17c2812018-11-13 19:44:53 -0500[diff] [blame]88CONFIG_MVEBU_COMPHY_SUPPORT=y
89CONFIG_PINCTRL=y
90CONFIG_PINCTRL_ARMADA_37XX=y
91CONFIG_DM_REGULATOR_FIXED=y
Tom Rini7fc96ef2019-02-07 14:53:03 -0500[diff] [blame]92CONFIG_DM_RTC=y
93CONFIG_RTC_DS1307=y
Pali Rohár8821e4f2021-08-13 13:56:37 +0200[diff] [blame]94CONFIG_SCSI=y
95CONFIG_DM_SCSI=y
Marek Behúnf835bed2018-04-24 17:21:31 +0200[diff] [blame]96CONFIG_MVEBU_A3700_UART=y
97CONFIG_MVEBU_A3700_SPI=y
Marek Behúnf835bed2018-04-24 17:21:31 +0200[diff] [blame]98CONFIG_USB=y
Marek Behúnf835bed2018-04-24 17:21:31 +0200[diff] [blame]99CONFIG_USB_XHCI_HCD=y
Pali Rohár8e359262021-02-05 15:32:30 +0100[diff] [blame]100CONFIG_USB_XHCI_PCI=y
Marek Behúnf835bed2018-04-24 17:21:31 +0200[diff] [blame]101CONFIG_USB_EHCI_HCD=y
Marek Behúnf835bed2018-04-24 17:21:31 +0200[diff] [blame]102CONFIG_USB_HOST_ETHER=y
103CONFIG_USB_ETHER_ASIX=y
104CONFIG_USB_ETHER_MCS7830=y
105CONFIG_USB_ETHER_RTL8152=y
106CONFIG_USB_ETHER_SMSC95XX=y
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]107CONFIG_WDT=y
108CONFIG_WDT_ARMADA_37XX=y