Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 5e6fe8b51a6519628375f15d9ae42917b1c4fc39 / . / dts / upstream / src / arm64 / freescale / imx8-apalis-eval.dtsi
blob: dc127298715b3cf73ad93d25aff7b7b56e4049ab [file] [log] [blame]
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame]1// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
2/*
3 * Copyright 2022 Toradex
4 */
5
6/ {
7 aliases {
8 rtc0 = &rtc_i2c;
9 rtc1 = &rtc;
10 };
11
12 reg_usb_host_vbus: regulator-usb-host-vbus {
13 regulator-name = "VCC USBH2(ABCD) / USBH(3|4)";
14 };
15};
16
17&adc0 {
18 status = "okay";
19};
20
21&adc1 {
22 status = "okay";
23};
24
Tom Rini844493d2025-01-26 16:17:47 -0600[diff] [blame]25&amix {
26 status = "okay";
27};
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame]28
Tom Rini844493d2025-01-26 16:17:47 -0600[diff] [blame]29&asrc0 {
30 status = "okay";
31};
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame]32
33/* TODO: Display Controller */
34
35/* TODO: DPU */
36
37/* Apalis ETH1 */
38&fec1 {
39 status = "okay";
40};
41
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame]42/* Apalis I2C1 */
43&i2c2 {
44 status = "okay";
45
46 /* M41T0M6 real time clock on carrier board */
47 rtc_i2c: rtc@68 {
48 status = "okay";
49 };
50};
51
52/* Apalis I2C3 (CAM) */
53&i2c3 {
54 status = "okay";
55};
56
57/* Apalis SPI1 */
58&lpspi0 {
59 status = "okay";
60};
61
62/* Apalis SPI2 */
63&lpspi2 {
64 status = "okay";
65};
66
67/* Apalis UART3 */
68&lpuart0 {
69 status = "okay";
70};
71
72/* Apalis UART1 */
73&lpuart1 {
74 status = "okay";
75};
76
77/* Apalis UART4 */
78&lpuart2 {
79 status = "okay";
80};
81
82/* Apalis UART2 */
83&lpuart3 {
84 status = "okay";
85};
86
87/* Apalis PWM3, MXM3 pin 6 */
88&lsio_pwm0 {
89 status = "okay";
90};
91
92/* Apalis PWM4, MXM3 pin 8 */
93&lsio_pwm1 {
94 status = "okay";
95};
96
97/* Apalis PWM1, MXM3 pin 2 */
98&lsio_pwm2 {
99 status = "okay";
100};
101
102/* Apalis PWM2, MXM3 pin 4 */
103&lsio_pwm3 {
104 status = "okay";
105};
106
107/* TODO: Apalis PCIE1 */
108
109/* TODO: Apalis BKL1_PWM */
110
Tom Rini844493d2025-01-26 16:17:47 -0600[diff] [blame]111/* Apalis DAP1 */
112&sai1 {
113 status = "okay";
114};
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame]115
Tom Rini844493d2025-01-26 16:17:47 -0600[diff] [blame]116&sai5 {
117 status = "okay";
118};
119
120&sai5_lpcg {
121 status = "okay";
122};
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame]123
124/* TODO: Apalis SATA1 */
125
Tom Rini844493d2025-01-26 16:17:47 -0600[diff] [blame]126/* Apalis SPDIF1 */
127&spdif0 {
128 status = "okay";
129};
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame]130
131/* TODO: Apalis USBH2, Apalis USBH3 and on-module Wi-Fi via on-module HSIC Hub */
132
133/* Apalis USBO1 */
134&usbotg1 {
135 status = "okay";
136};
137
Tom Rini844493d2025-01-26 16:17:47 -0600[diff] [blame]138/* Apalis USBH4 SuperSpeed */
139&usbotg3_cdns3 {
140 status = "okay";
141};