dts/upstream/src/arm/nxp/imx/imx7d-mba7.dts

// SPDX-License-Identifier: GPL-2.0 OR X11
/*
 * Device Tree Source for TQ-Systems TQMa7D board on MBa7 carrier board.
 *
 * Copyright (C) 2016 TQ-Systems GmbH
 * Author: Markus Niebel <Markus.Niebel@tq-group.com>
 * Copyright (C) 2019 Bruno Thomsen <bruno.thomsen@gmail.com>
 */

/dts-v1/;

#include "imx7d-tqma7.dtsi"
#include "imx7-mba7.dtsi"

/ {
	model = "TQ-Systems TQMa7D board on MBa7 carrier board";
	compatible = "tq,imx7d-mba7", "tq,imx7d-tqma7", "fsl,imx7d";
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet2>;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy2_0>;
	fsl,magic-packet;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy2_0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_enet2_phy>;
			ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_50_NS>;
			ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_50_NS>;
			ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
			ti,clk-output-sel = <DP83867_CLK_O_SEL_OFF>;
			reset-gpios = <&gpio2 28 GPIO_ACTIVE_LOW>;
			reset-assert-us = <1000>;
			reset-deassert-us = <500>;
			interrupt-parent = <&gpio2>;
			interrupts = <31 IRQ_TYPE_EDGE_FALLING>;
		};
	};
};

&gpio2 {
	pcie-dis-hog {
		gpio-hog;
		gpios = <29 GPIO_ACTIVE_HIGH>;
		output-high;
		line-name = "pcie-dis";
	};

	pcie-rst-hog {
		gpio-hog;
		gpios = <12 GPIO_ACTIVE_HIGH>;
		output-high;
		line-name = "pcie-rst";
	};
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_mba7_1>, <&pinctrl_hog_pcie>;

	pinctrl_enet2: enet2grp {
		fsl,pins =
			<MX7D_PAD_SD2_CD_B__ENET2_MDIO			0x02>,
			<MX7D_PAD_SD2_WP__ENET2_MDC			0x00>,
			<MX7D_PAD_EPDC_GDSP__ENET2_RGMII_TXC		0x71>,
			<MX7D_PAD_EPDC_SDCE2__ENET2_RGMII_TD0		0x71>,
			<MX7D_PAD_EPDC_SDCE3__ENET2_RGMII_TD1		0x71>,
			<MX7D_PAD_EPDC_GDCLK__ENET2_RGMII_TD2		0x71>,
			<MX7D_PAD_EPDC_GDOE__ENET2_RGMII_TD3		0x71>,
			<MX7D_PAD_EPDC_GDRL__ENET2_RGMII_TX_CTL		0x71>,
			<MX7D_PAD_EPDC_SDCE1__ENET2_RGMII_RXC		0x79>,
			<MX7D_PAD_EPDC_SDCLK__ENET2_RGMII_RD0		0x79>,
			<MX7D_PAD_EPDC_SDLE__ENET2_RGMII_RD1		0x79>,
			<MX7D_PAD_EPDC_SDOE__ENET2_RGMII_RD2		0x79>,
			<MX7D_PAD_EPDC_SDSHR__ENET2_RGMII_RD3		0x79>,
			<MX7D_PAD_EPDC_SDCE0__ENET2_RGMII_RX_CTL	0x79>;
	};

	pinctrl_enet2_phy: enet2phygrp {
		fsl,pins =
			/* Reset: SION, 100kPU, SRE_FAST, DSE_X1 */
			<MX7D_PAD_EPDC_BDR0__GPIO2_IO28		0x40000070>,
			/* INT/PWDN: SION, 100kPU, HYS, SRE_FAST, DSE_X1 */
			<MX7D_PAD_EPDC_PWR_STAT__GPIO2_IO31	0x40000078>;
	};

	pinctrl_hog_pcie: hogpciegrp {
		fsl,pins =
			/* #pcie_rst */
			<MX7D_PAD_SD2_CLK__GPIO5_IO12			0x70>,
			/* #pcie_dis */
			<MX7D_PAD_EPDC_BDR1__GPIO2_IO29			0x70>;
	};

	pinctrl_pcie: pciegrp {
		fsl,pins =
			/* #pcie_wake */
			<MX7D_PAD_EPDC_PWR_COM__GPIO2_IO30		0x70>;
	};
};

&iomuxc_lpsr {
	pinctrl_usbotg2: usbotg2grp {
		fsl,pins =
			<MX7D_PAD_LPSR_GPIO1_IO06__USB_OTG2_OC	0x5c>,
			<MX7D_PAD_LPSR_GPIO1_IO07__GPIO1_IO7	0x59>;
	};
};

&pcie {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie>;
	/* 1.5V logically from 3.3V */
	/* probe deferral not supported */
	/* pcie-bus-supply = <&reg_mpcie_1v5>; */
	reset-gpio = <&gpio5 12 GPIO_ACTIVE_LOW>;
	status = "disabled";
};

&usbotg2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg2>;
	vbus-supply = <&reg_usb_otg2_vbus>;
	disable-over-current;
	dr_mode = "host";
	status = "okay";
};