blob: 0d8bfc53c1142a28dd11398631607af24b248783 [file] [log] [blame]
Simon Glass837a66a2019-12-06 21:42:53 -07001#
2# Intel PINCTRL drivers
3#
4
5if PINCTRL_INTEL
6
7config INTEL_PINCTRL_DUAL_ROUTE_SUPPORT
Simon Glass34f94ec2019-12-08 17:32:08 -07008 bool
9 default y
Simon Glass837a66a2019-12-06 21:42:53 -070010
Simon Glass837a66a2019-12-06 21:42:53 -070011config INTEL_PINCTRL_IOSTANDBY
Simon Glass34f94ec2019-12-08 17:32:08 -070012 bool
13 default y
14
Simon Glasscf451782020-07-07 21:32:21 -060015config INTEL_PINCTRL_MULTI_ACPI_DEVICES
16 bool
17 default y
18 help
19 Enable this if the pinctrl devices are modelled as multiple,
20 separate ACPI devices in the ACPI tables. If enabled, the ACPI
21 devices match the U-Boot pinctrl devices and the pin 'offset' is
Simon Glass50648b32020-08-29 15:23:06 -060022 relative to a particular pinctrl device. If disabled, there is a
Simon Glasscf451782020-07-07 21:32:21 -060023 single ACPI pinctrl device which includes all U-Boot pinctrl devices
24 and the pin 'offset' is in effect a global pin number.
25
26
Simon Glass34f94ec2019-12-08 17:32:08 -070027config PINCTRL_INTEL_APL
28 bool "Support Intel Apollo Lake (APL)"
29 help
30 Add support for Intel Apollo Lake pin-control and pin-mux settings.
31 These are mostly read from the device tree, with the early-pads
32 property in the host bridge and the pads property in the fsp-s
33 subnode of the host bridge.
Simon Glass837a66a2019-12-06 21:42:53 -070034
35endif