blob: 77f35a6ab7b82985d688e9696cf3f7e0de624d37 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Heiko Schocher499c4982013-08-19 16:39:01 +02002/*
Enrico Leto2e740502024-01-24 15:43:53 +01003 * Board definitions for draco products
Heiko Schocher499c4982013-08-19 16:39:01 +02004 *
5 * (C) Copyright 2013 Siemens Schweiz AG
6 * (C) Heiko Schocher, DENX Software Engineering, hs@denx.de.
7 *
Enrico Leto2e740502024-01-24 15:43:53 +01008 * TI am335x specifics moved to ../common/board_am335x.h
Heiko Schocher499c4982013-08-19 16:39:01 +02009 */
10
Enrico Leto2e740502024-01-24 15:43:53 +010011#ifndef _BOARD_DRACO_H_
12#define _BOARD_DRACO_H_
Heiko Schocher499c4982013-08-19 16:39:01 +020013
Alessandro Zinia3302ae2024-11-23 17:52:59 +010014#include "../common/board.h"
15
Heiko Schocherd17c3fc2015-06-16 14:59:34 +020016#define PARGS(x) #x , /* Parameter Name */ \
17 settings.ddr3.x, /* EEPROM Value */ \
18 ddr3_default.x, /* Default Value */ \
19 settings.ddr3.x-ddr3_default.x /* Difference */
20
21#define PRINTARGS(y) printf("%-20s, %8x, %8x, %4d\n", PARGS(y))
22
Heiko Schocher499c4982013-08-19 16:39:01 +020023/* Automatic generated definition */
Egli, Samuelbc38fa42014-04-24 17:57:53 +020024/* Wed, 16 Apr 2014 16:50:41 +0200 */
25/* From file: draco/ddr3-data-universal-default@303MHz-i0-ES3.txt */
Heiko Schocher499c4982013-08-19 16:39:01 +020026struct ddr3_data {
27 unsigned int magic; /* 0x33524444 */
Egli, Samuelbc38fa42014-04-24 17:57:53 +020028 unsigned int version; /* 0x56312e35 */
29 unsigned short int ddr3_sratio; /* 0x0080 */
30 unsigned short int iclkout; /* 0x0000 */
Heiko Schocher499c4982013-08-19 16:39:01 +020031 unsigned short int dt0rdsratio0; /* 0x003A */
Egli, Samuelbc38fa42014-04-24 17:57:53 +020032 unsigned short int dt0wdsratio0; /* 0x003F */
33 unsigned short int dt0fwsratio0; /* 0x009F */
34 unsigned short int dt0wrsratio0; /* 0x0079 */
Heiko Schocher499c4982013-08-19 16:39:01 +020035 unsigned int sdram_tim1; /* 0x0888A39B */
36 unsigned int sdram_tim2; /* 0x26247FDA */
37 unsigned int sdram_tim3; /* 0x501F821F */
Samuel Egli8069bfe2013-11-04 14:05:03 +010038 unsigned int emif_ddr_phy_ctlr_1; /* 0x00100206 */
Egli, Samuelbc38fa42014-04-24 17:57:53 +020039 unsigned int sdram_config; /* 0x61A44A32 */
40 unsigned int ref_ctrl; /* 0x0000093B */
41 unsigned int ioctr_val; /* 0x0000014A */
42 char manu_name[32]; /* "default@303MHz \0" */
43 char manu_marking[32]; /* "default \0" */
Heiko Schocher499c4982013-08-19 16:39:01 +020044};
45
Egli, Samuel097951b2014-05-05 16:50:43 +020046struct draco_baseboard_id {
Heiko Schocher499c4982013-08-19 16:39:01 +020047 struct ddr3_data ddr3;
48 struct chip_data chip;
49};
50
Enrico Leto2e740502024-01-24 15:43:53 +010051#endif /* _BOARD_DRACO_H_ */