Andrew F. Davis | e47bba0 | 2019-04-12 12:54:47 -0400 | [diff] [blame] | 1 | CONFIG_ARM=y |
| 2 | CONFIG_ARCH_K3=y |
| 3 | CONFIG_TI_SECURE_DEVICE=y |
Tom Rini | e25a03a | 2021-11-01 12:19:22 +0000 | [diff] [blame] | 4 | CONFIG_SYS_MALLOC_LEN=0x2000000 |
| 5 | CONFIG_SYS_MALLOC_F_LEN=0x55000 |
Simon Glass | 035939e | 2021-07-10 21:14:30 -0600 | [diff] [blame] | 6 | CONFIG_SPL_GPIO=y |
Andrew F. Davis | e47bba0 | 2019-04-12 12:54:47 -0400 | [diff] [blame] | 7 | CONFIG_SPL_LIBCOMMON_SUPPORT=y |
| 8 | CONFIG_SPL_LIBGENERIC_SUPPORT=y |
Tom Rini | 2e262c4 | 2020-08-10 15:31:07 -0400 | [diff] [blame] | 9 | CONFIG_NR_DRAM_BANKS=2 |
Andrew F. Davis | e47bba0 | 2019-04-12 12:54:47 -0400 | [diff] [blame] | 10 | CONFIG_SOC_K3_AM6=y |
Andrew F. Davis | 6ed6be3 | 2020-03-10 11:08:41 -0400 | [diff] [blame] | 11 | CONFIG_K3_EARLY_CONS=y |
Andrew F. Davis | e47bba0 | 2019-04-12 12:54:47 -0400 | [diff] [blame] | 12 | CONFIG_TARGET_AM654_R5_EVM=y |
Tom Rini | f6e6e1a | 2020-01-22 13:38:00 -0500 | [diff] [blame] | 13 | CONFIG_ENV_SIZE=0x20000 |
| 14 | CONFIG_DM_GPIO=y |
Tom Rini | 6c75e63 | 2020-06-16 19:06:29 -0400 | [diff] [blame] | 15 | CONFIG_SPL_DM_SPI=y |
Tom Rini | a20e51f | 2021-06-28 10:17:29 -0400 | [diff] [blame] | 16 | CONFIG_DEFAULT_DEVICE_TREE="k3-am654-r5-base-board" |
Tom Rini | 0332a1a | 2020-07-06 13:54:25 -0400 | [diff] [blame] | 17 | CONFIG_SPL_TEXT_BASE=0x41c00000 |
Simon Glass | b58bfe0 | 2021-08-08 12:20:09 -0600 | [diff] [blame] | 18 | CONFIG_SPL_MMC=y |
Simon Glass | f4d6039 | 2021-08-08 12:20:12 -0600 | [diff] [blame] | 19 | CONFIG_SPL_SERIAL=y |
Simon Glass | 284cb9c | 2021-07-10 21:14:31 -0600 | [diff] [blame] | 20 | CONFIG_SPL_DRIVERS_MISC=y |
Andrew F. Davis | e47bba0 | 2019-04-12 12:54:47 -0400 | [diff] [blame] | 21 | CONFIG_SPL_STACK_R_ADDR=0x82000000 |
| 22 | CONFIG_SPL_FS_FAT=y |
| 23 | CONFIG_SPL_LIBDISK_SUPPORT=y |
Vignesh Raghavendra | 040362f | 2020-02-04 11:09:58 +0530 | [diff] [blame] | 24 | CONFIG_SPL_SPI_FLASH_SUPPORT=y |
Simon Glass | a582047 | 2021-08-08 12:20:14 -0600 | [diff] [blame] | 25 | CONFIG_SPL_SPI=y |
Tom Rini | 4ddbade | 2022-05-25 12:16:03 -0400 | [diff] [blame] | 26 | CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y |
| 27 | CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x41c7effc |
Andrew F. Davis | e47bba0 | 2019-04-12 12:54:47 -0400 | [diff] [blame] | 28 | # CONFIG_SYS_MALLOC_CLEAR_ON_INIT is not set |
| 29 | CONFIG_SPL_LOAD_FIT=y |
Simon Glass | 5d14411 | 2020-07-19 13:56:10 -0600 | [diff] [blame] | 30 | # CONFIG_USE_SPL_FIT_GENERATOR is not set |
Andrew F. Davis | e47bba0 | 2019-04-12 12:54:47 -0400 | [diff] [blame] | 31 | CONFIG_USE_BOOTCOMMAND=y |
| 32 | # CONFIG_DISPLAY_CPUINFO is not set |
Tom Rini | abb0f52 | 2022-05-16 17:20:26 -0400 | [diff] [blame] | 33 | CONFIG_SPL_MAX_SIZE=0x58000 |
Tom Rini | 65aa124 | 2022-05-27 10:19:45 -0400 | [diff] [blame] | 34 | CONFIG_SPL_HAS_BSS_LINKER_SECTION=y |
| 35 | CONFIG_SPL_BSS_START_ADDR=0x41c7effc |
Tom Rini | 0cb89e7 | 2022-05-19 15:09:22 -0400 | [diff] [blame] | 36 | CONFIG_SPL_BSS_MAX_SIZE=0xc00 |
Andrew F. Davis | e47bba0 | 2019-04-12 12:54:47 -0400 | [diff] [blame] | 37 | CONFIG_SPL_STACK_R=y |
| 38 | CONFIG_SPL_SEPARATE_BSS=y |
Tom Rini | 166e322 | 2022-05-27 12:48:32 -0400 | [diff] [blame] | 39 | CONFIG_SYS_SPL_MALLOC=y |
| 40 | CONFIG_HAS_CUSTOM_SPL_MALLOC_START=y |
| 41 | CONFIG_CUSTOM_SYS_SPL_MALLOC_ADDR=0x84000000 |
| 42 | CONFIG_SYS_SPL_MALLOC_SIZE=0x1000000 |
Andreas Dannenberg | 355f063 | 2019-06-04 17:55:52 -0500 | [diff] [blame] | 43 | CONFIG_SPL_EARLY_BSS=y |
Andreas Dannenberg | 598a7e1 | 2019-06-04 17:55:54 -0500 | [diff] [blame] | 44 | CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR=y |
| 45 | CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x400 |
Vignesh Raghavendra | 040362f | 2020-02-04 11:09:58 +0530 | [diff] [blame] | 46 | CONFIG_SPL_DMA=y |
Simon Glass | bccfc2e | 2021-07-10 21:14:36 -0600 | [diff] [blame] | 47 | CONFIG_SPL_I2C=y |
Andrew F. Davis | e47bba0 | 2019-04-12 12:54:47 -0400 | [diff] [blame] | 48 | CONFIG_SPL_DM_MAILBOX=y |
Lukasz Majewski | 76f44298 | 2020-06-04 23:11:53 +0800 | [diff] [blame] | 49 | CONFIG_SPL_DM_SPI_FLASH=y |
Andrew F. Davis | e47bba0 | 2019-04-12 12:54:47 -0400 | [diff] [blame] | 50 | CONFIG_SPL_DM_RESET=y |
Andrew F. Davis | e47bba0 | 2019-04-12 12:54:47 -0400 | [diff] [blame] | 51 | CONFIG_SPL_POWER_DOMAIN=y |
| 52 | CONFIG_SPL_RAM_SUPPORT=y |
| 53 | CONFIG_SPL_RAM_DEVICE=y |
| 54 | CONFIG_SPL_REMOTEPROC=y |
Vignesh Raghavendra | 040362f | 2020-02-04 11:09:58 +0530 | [diff] [blame] | 55 | # CONFIG_SPL_SPI_FLASH_TINY is not set |
| 56 | CONFIG_SPL_SPI_FLASH_SFDP_SUPPORT=y |
| 57 | CONFIG_SPL_SPI_LOAD=y |
Tom Rini | e22fa4f | 2021-08-10 15:08:46 -0400 | [diff] [blame] | 58 | CONFIG_SYS_SPI_U_BOOT_OFFS=0x80000 |
Andrew F. Davis | e47bba0 | 2019-04-12 12:54:47 -0400 | [diff] [blame] | 59 | CONFIG_SPL_YMODEM_SUPPORT=y |
| 60 | CONFIG_HUSH_PARSER=y |
Tom Rini | ba5c2b0 | 2022-05-11 16:21:06 -0400 | [diff] [blame] | 61 | CONFIG_SYS_MAXARGS=64 |
Andrew F. Davis | e47bba0 | 2019-04-12 12:54:47 -0400 | [diff] [blame] | 62 | CONFIG_CMD_BOOTZ=y |
| 63 | CONFIG_CMD_ASKENV=y |
Andrew F. Davis | e47bba0 | 2019-04-12 12:54:47 -0400 | [diff] [blame] | 64 | CONFIG_CMD_GPT=y |
Andreas Dannenberg | 46051df | 2019-06-04 18:08:17 -0500 | [diff] [blame] | 65 | CONFIG_CMD_I2C=y |
Andrew F. Davis | e47bba0 | 2019-04-12 12:54:47 -0400 | [diff] [blame] | 66 | CONFIG_CMD_MMC=y |
| 67 | CONFIG_CMD_REMOTEPROC=y |
| 68 | # CONFIG_CMD_SETEXPR is not set |
| 69 | CONFIG_CMD_TIME=y |
| 70 | CONFIG_CMD_FAT=y |
| 71 | CONFIG_OF_CONTROL=y |
| 72 | CONFIG_SPL_OF_CONTROL=y |
Andrew F. Davis | e47bba0 | 2019-04-12 12:54:47 -0400 | [diff] [blame] | 73 | CONFIG_SPL_MULTI_DTB_FIT=y |
| 74 | CONFIG_SPL_MULTI_DTB_FIT_NO_COMPRESSION=y |
Adam Ford | 710966e | 2020-07-03 06:48:56 -0500 | [diff] [blame] | 75 | CONFIG_ENV_OVERWRITE=y |
Andrew F. Davis | e47bba0 | 2019-04-12 12:54:47 -0400 | [diff] [blame] | 76 | CONFIG_ENV_IS_IN_FAT=y |
Andrew F. Davis | e47bba0 | 2019-04-12 12:54:47 -0400 | [diff] [blame] | 77 | CONFIG_ENV_FAT_DEVICE_AND_PART="1:1" |
Tom Rini | ca63e71 | 2019-11-12 22:46:36 -0500 | [diff] [blame] | 78 | CONFIG_SYS_RELOC_GD_ENV_ADDR=y |
Andrew F. Davis | e47bba0 | 2019-04-12 12:54:47 -0400 | [diff] [blame] | 79 | CONFIG_DM=y |
| 80 | CONFIG_SPL_DM=y |
| 81 | CONFIG_SPL_DM_SEQ_ALIAS=y |
Vignesh Raghavendra | 040362f | 2020-02-04 11:09:58 +0530 | [diff] [blame] | 82 | CONFIG_REGMAP=y |
| 83 | CONFIG_SPL_REGMAP=y |
Andrew F. Davis | e47bba0 | 2019-04-12 12:54:47 -0400 | [diff] [blame] | 84 | CONFIG_SPL_OF_TRANSLATE=y |
| 85 | CONFIG_CLK=y |
| 86 | CONFIG_SPL_CLK=y |
| 87 | CONFIG_CLK_TI_SCI=y |
Vignesh Raghavendra | 040362f | 2020-02-04 11:09:58 +0530 | [diff] [blame] | 88 | CONFIG_DMA_CHANNELS=y |
| 89 | CONFIG_TI_K3_NAVSS_UDMA=y |
Andrew F. Davis | e47bba0 | 2019-04-12 12:54:47 -0400 | [diff] [blame] | 90 | CONFIG_TI_SCI_PROTOCOL=y |
Andrew F. Davis | e47bba0 | 2019-04-12 12:54:47 -0400 | [diff] [blame] | 91 | CONFIG_DA8XX_GPIO=y |
Andreas Dannenberg | 46051df | 2019-06-04 18:08:17 -0500 | [diff] [blame] | 92 | CONFIG_DM_I2C=y |
| 93 | CONFIG_I2C_SET_DEFAULT_BUS_NUM=y |
| 94 | CONFIG_SYS_I2C_OMAP24XX=y |
Andrew F. Davis | e47bba0 | 2019-04-12 12:54:47 -0400 | [diff] [blame] | 95 | CONFIG_DM_MAILBOX=y |
| 96 | CONFIG_K3_SEC_PROXY=y |
Andrew F. Davis | 6ed6be3 | 2020-03-10 11:08:41 -0400 | [diff] [blame] | 97 | CONFIG_K3_AVS0=y |
Andrew F. Davis | e47bba0 | 2019-04-12 12:54:47 -0400 | [diff] [blame] | 98 | CONFIG_MMC_SDHCI=y |
Andrew F. Davis | 6ed6be3 | 2020-03-10 11:08:41 -0400 | [diff] [blame] | 99 | CONFIG_SPL_MMC_SDHCI_ADMA=y |
| 100 | CONFIG_MMC_SDHCI_AM654=y |
Vignesh Raghavendra | 040362f | 2020-02-04 11:09:58 +0530 | [diff] [blame] | 101 | CONFIG_DM_SPI_FLASH=y |
| 102 | CONFIG_SPI_FLASH_SFDP_SUPPORT=y |
| 103 | CONFIG_SPI_FLASH_STMICRO=y |
| 104 | # CONFIG_SPI_FLASH_USE_4K_SECTORS is not set |
Andrew F. Davis | e47bba0 | 2019-04-12 12:54:47 -0400 | [diff] [blame] | 105 | CONFIG_PINCTRL=y |
| 106 | # CONFIG_PINCTRL_GENERIC is not set |
| 107 | CONFIG_SPL_PINCTRL=y |
| 108 | # CONFIG_SPL_PINCTRL_GENERIC is not set |
| 109 | CONFIG_PINCTRL_SINGLE=y |
| 110 | CONFIG_POWER_DOMAIN=y |
| 111 | CONFIG_TI_SCI_POWER_DOMAIN=y |
| 112 | CONFIG_DM_REGULATOR=y |
| 113 | CONFIG_SPL_DM_REGULATOR=y |
| 114 | CONFIG_DM_REGULATOR_GPIO=y |
| 115 | CONFIG_SPL_DM_REGULATOR_GPIO=y |
Andrew F. Davis | 6ed6be3 | 2020-03-10 11:08:41 -0400 | [diff] [blame] | 116 | CONFIG_DM_REGULATOR_TPS62360=y |
Andrew F. Davis | e47bba0 | 2019-04-12 12:54:47 -0400 | [diff] [blame] | 117 | CONFIG_RAM=y |
| 118 | CONFIG_SPL_RAM=y |
| 119 | CONFIG_K3_SYSTEM_CONTROLLER=y |
Lokesh Vutla | 247418b | 2019-06-07 19:25:59 +0530 | [diff] [blame] | 120 | CONFIG_REMOTEPROC_TI_K3_ARM64=y |
Andrew F. Davis | e47bba0 | 2019-04-12 12:54:47 -0400 | [diff] [blame] | 121 | CONFIG_DM_RESET=y |
| 122 | CONFIG_RESET_TI_SCI=y |
| 123 | CONFIG_DM_SERIAL=y |
Tom Rini | 8461027 | 2020-07-28 08:46:52 -0400 | [diff] [blame] | 124 | CONFIG_SOC_DEVICE=y |
| 125 | CONFIG_SOC_DEVICE_TI_K3=y |
Vignesh Raghavendra | 040362f | 2020-02-04 11:09:58 +0530 | [diff] [blame] | 126 | CONFIG_SOC_TI=y |
| 127 | CONFIG_SPI=y |
| 128 | CONFIG_DM_SPI=y |
| 129 | CONFIG_CADENCE_QSPI=y |
Andrew F. Davis | e47bba0 | 2019-04-12 12:54:47 -0400 | [diff] [blame] | 130 | CONFIG_SYSRESET=y |
Kever Yang | 525ea47 | 2019-04-02 20:41:25 +0800 | [diff] [blame] | 131 | CONFIG_SPL_SYSRESET=y |
Andrew F. Davis | e47bba0 | 2019-04-12 12:54:47 -0400 | [diff] [blame] | 132 | CONFIG_SYSRESET_TI_SCI=y |
| 133 | CONFIG_TIMER=y |
| 134 | CONFIG_SPL_TIMER=y |
| 135 | CONFIG_OMAP_TIMER=y |
Andreas Dannenberg | 355f063 | 2019-06-04 17:55:52 -0500 | [diff] [blame] | 136 | CONFIG_FS_FAT_MAX_CLUSTSIZE=16384 |