blob: 037fd273ceb72a2fca55ef51e5be4b1f4eee0b02 [file] [log] [blame]
Igor Opaniuk309e65b2020-01-28 14:42:25 +01001// SPDX-License-Identifier: GPL-2.0+
2/*
3 * Copyright 2020 Toradex
4 */
5
6#include <common.h>
Simon Glassed38aef2020-05-10 11:40:03 -06007#include <command.h>
Simon Glass2dc9c342020-05-10 11:40:01 -06008#include <image.h>
Simon Glass97589732020-05-10 11:40:02 -06009#include <init.h>
Simon Glass0f2af882020-05-10 11:40:05 -060010#include <log.h>
Igor Opaniuk309e65b2020-01-28 14:42:25 +010011#include <asm/arch/clock.h>
12#include <asm/arch/ddr.h>
13#include <asm/arch/imx8mm_pins.h>
14#include <asm/arch/sys_proto.h>
Simon Glass3ba929a2020-10-30 21:38:53 -060015#include <asm/global_data.h>
Igor Opaniuk309e65b2020-01-28 14:42:25 +010016#include <asm/io.h>
17#include <asm/mach-imx/boot_mode.h>
18#include <asm/mach-imx/iomux-v3.h>
19#include <cpu_func.h>
20#include <dm/device.h>
21#include <dm/device-internal.h>
22#include <dm/uclass.h>
23#include <dm/uclass-internal.h>
24#include <hang.h>
Max Krummenacher22c01332020-10-28 11:58:12 +020025#include <i2c.h>
Max Krummenacher22c01332020-10-28 11:58:12 +020026#include <power/pca9450.h>
Igor Opaniuk309e65b2020-01-28 14:42:25 +010027#include <power/pmic.h>
28#include <spl.h>
29
30DECLARE_GLOBAL_DATA_PTR;
31
Max Krummenacher22c01332020-10-28 11:58:12 +020032#define I2C_PMIC_BUS_ID 1
33
Igor Opaniuk309e65b2020-01-28 14:42:25 +010034int spl_board_boot_device(enum boot_device boot_dev_spl)
35{
36 switch (boot_dev_spl) {
37 case MMC1_BOOT:
38 return BOOT_DEVICE_MMC1;
39 case SD2_BOOT:
40 case MMC2_BOOT:
41 return BOOT_DEVICE_MMC2;
42 case SD3_BOOT:
43 case MMC3_BOOT:
44 return BOOT_DEVICE_MMC1;
45 case USB_BOOT:
46 return BOOT_DEVICE_BOARD;
47 default:
48 return BOOT_DEVICE_NONE;
49 }
50}
51
52void spl_dram_init(void)
53{
54 ddr_init(&dram_timing);
55}
56
57void spl_board_init(void)
58{
59 /* Serial download mode */
60 if (is_usb_boot()) {
61 puts("Back to ROM, SDP\n");
62 restore_boot_params();
63 }
64 puts("Normal Boot\n");
65}
66
67#ifdef CONFIG_SPL_LOAD_FIT
68int board_fit_config_name_match(const char *name)
69{
70 /* Just empty function now - can't decide what to choose */
71 debug("%s: %s\n", __func__, name);
72
73 return 0;
74}
75#endif
76
Igor Opaniuk309e65b2020-01-28 14:42:25 +010077
Marek Vasut483350a2022-04-08 02:15:00 +020078__weak void board_early_init(void)
Igor Opaniuk309e65b2020-01-28 14:42:25 +010079{
Marek Vasut483350a2022-04-08 02:15:00 +020080 init_uart_clk(0);
Igor Opaniuk309e65b2020-01-28 14:42:25 +010081}
82
83int power_init_board(void)
84{
85 struct udevice *dev;
86 int ret;
87
Max Krummenacher22c01332020-10-28 11:58:12 +020088 if (IS_ENABLED(CONFIG_SPL_DM_PMIC_PCA9450)) {
89 ret = pmic_get("pmic", &dev);
90 if (ret == -ENODEV) {
91 puts("No pmic found\n");
92 return ret;
93 }
Igor Opaniuk309e65b2020-01-28 14:42:25 +010094
Max Krummenacher22c01332020-10-28 11:58:12 +020095 if (ret != 0)
96 return ret;
Igor Opaniuk309e65b2020-01-28 14:42:25 +010097
Max Krummenacher22c01332020-10-28 11:58:12 +020098 /* BUCKxOUT_DVS0/1 control BUCK123 output, clear PRESET_EN */
99 pmic_reg_write(dev, PCA9450_BUCK123_DVS, 0x29);
Igor Opaniuk309e65b2020-01-28 14:42:25 +0100100
Max Krummenacher22c01332020-10-28 11:58:12 +0200101 /* increase VDD_DRAM to 0.975v for 1.5Ghz DDR */
102 pmic_reg_write(dev, PCA9450_BUCK3OUT_DVS0, 0x1c);
Igor Opaniuk309e65b2020-01-28 14:42:25 +0100103
Max Krummenacher22c01332020-10-28 11:58:12 +0200104 /* set WDOG_B_CFG to cold reset */
105 pmic_reg_write(dev, PCA9450_RESET_CTRL, 0xA1);
Igor Opaniuk309e65b2020-01-28 14:42:25 +0100106
Max Krummenacher49793d22020-10-28 11:58:14 +0200107 pmic_reg_write(dev, PCA9450_CONFIG2, 0x1);
108
Max Krummenacher22c01332020-10-28 11:58:12 +0200109 return 0;
110 }
Igor Opaniuk309e65b2020-01-28 14:42:25 +0100111
112 return 0;
113}
114
115void board_init_f(ulong dummy)
116{
117 struct udevice *dev;
118 int ret;
119
120 arch_cpu_init();
121
Marek Vasut483350a2022-04-08 02:15:00 +0200122 board_early_init();
Igor Opaniuk309e65b2020-01-28 14:42:25 +0100123
124 timer_init();
125
Igor Opaniuk309e65b2020-01-28 14:42:25 +0100126 /* Clear the BSS. */
127 memset(__bss_start, 0, __bss_end - __bss_start);
128
129 ret = spl_early_init();
130 if (ret) {
131 debug("spl_early_init() failed: %d\n", ret);
132 hang();
133 }
134
135 ret = uclass_get_device_by_name(UCLASS_CLK,
136 "clock-controller@30380000",
137 &dev);
138 if (ret < 0) {
139 printf("Failed to find clock node. Check device tree\n");
140 hang();
141 }
142
Marcel Ziswiler5d29c4d2022-05-17 00:21:45 +0200143 preloader_console_init();
144
Igor Opaniuk309e65b2020-01-28 14:42:25 +0100145 enable_tzc380();
146
147 power_init_board();
148
149 /* DDR initialization */
150 spl_dram_init();
151
152 board_init_r(NULL, 0);
153}