Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 5ca768d056cca1d31ce58ef133f49a7c7c6c77f4 / . / configs / T1042D4RDB_SPIFLASH_defconfig
blob: 1568c797bf3e6a8af74d0450e9cce320df9aa24a [file] [log] [blame]
Priyanka Jaine7597fe2015-06-05 15:29:02 +0530[diff] [blame]1CONFIG_PPC=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]2CONFIG_SYS_TEXT_BASE=0x30001000
Simon Glassf2a89462016-09-12 23:18:41 -0600[diff] [blame]3CONFIG_SPL_LIBCOMMON_SUPPORT=y
Simon Glassb16c92c2016-09-12 23:18:43 -0600[diff] [blame]4CONFIG_SPL_LIBGENERIC_SUPPORT=y
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]5CONFIG_ENV_SIZE=0x2000
6CONFIG_ENV_OFFSET=0x100000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]7CONFIG_ENV_SECT_SIZE=0x10000
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]8CONFIG_DEFAULT_DEVICE_TREE="t1042d4rdb"
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]9CONFIG_SPL_TEXT_BASE=0xFFFD8000
Simon Glassf4d60392021-08-08 12:20:12 -0600[diff] [blame]10CONFIG_SPL_SERIAL=y
Simon Glass284cb9c2021-07-10 21:14:31 -0600[diff] [blame]11CONFIG_SPL_DRIVERS_MISC=y
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]12CONFIG_SPL=y
Simon Glass219d6122016-09-12 23:18:57 -0600[diff] [blame]13CONFIG_SPL_SPI_FLASH_SUPPORT=y
Simon Glassa5820472021-08-08 12:20:14 -0600[diff] [blame]14CONFIG_SPL_SPI=y
Priyanka Jaine7597fe2015-06-05 15:29:02 +0530[diff] [blame]15CONFIG_MPC85xx=y
York Sund08610d2016-11-21 11:04:34 -0800[diff] [blame]16CONFIG_TARGET_T1042D4RDB=y
Tom Rini5ca768d2022-01-24 21:08:41 +0000[diff] [blame^]17CONFIG_MP=y
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]18CONFIG_FIT=y
19CONFIG_FIT_VERBOSE=y
20CONFIG_OF_BOARD_SETUP=y
21CONFIG_OF_STDOUT_VIA_ALIAS=y
Tom Rini9ff815a2021-08-24 23:11:49 -0400[diff] [blame]22CONFIG_SYS_EXTRA_OPTIONS="SPIFLASH"
23CONFIG_RAMBOOT_PBL=y
24CONFIG_SYS_FSL_PBL_PBI="$(SRCTREE)/board/freescale/t104xrdb/t104x_pbi.cfg"
25CONFIG_SYS_FSL_PBL_RCW="$(SRCTREE)/board/freescale/t104xrdb/t1042d4_spi_rcw.cfg"
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]26CONFIG_BOOTDELAY=10
Tom Rini5ddf1722021-11-10 09:11:40 -0500[diff] [blame]27CONFIG_USE_BOOTCOMMAND=y
28CONFIG_BOOTCOMMAND="setenv bootargs root=/dev/ram rw console=$consoledev,$baudrate $othbootargs;setenv ramdiskaddr 0x02000000;setenv fdtaddr 0x00c00000;setenv loadaddr 0x1000000;bootm $loadaddr $ramdiskaddr $fdtaddr"
Simon Glass4458d3b2016-10-17 20:12:35 -0600[diff] [blame]29CONFIG_SILENT_CONSOLE=y
Simon Glass9fd2a022016-10-17 20:12:37 -0600[diff] [blame]30CONFIG_SYS_CONSOLE_IS_IN_ENV=y
Simon Glass7a99a872017-01-23 13:31:20 -0700[diff] [blame]31CONFIG_BOARD_EARLY_INIT_F=y
Mario Six75b23ed2018-03-28 14:38:15 +0200[diff] [blame]32CONFIG_BOARD_EARLY_INIT_R=y
Tom Rini623d67e2018-02-06 12:15:38 -0500[diff] [blame]33# CONFIG_SPL_FRAMEWORK is not set
Tom Rinie5678e42019-06-01 14:20:25 -0400[diff] [blame]34CONFIG_SPL_SPI_BOOT=y
35CONFIG_SPL_FSL_PBL=y
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]36CONFIG_SPL_ENV_SUPPORT=y
Simon Glassbccfc2e2021-07-10 21:14:36 -0600[diff] [blame]37CONFIG_SPL_I2C=y
Simon Glass64571062021-08-08 12:20:16 -0600[diff] [blame]38CONFIG_SPL_MPC8XXX_INIT_DDR=y
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]39CONFIG_HUSH_PARSER=y
Tuomas Tynkkynen28d56bd2017-10-08 21:48:01 +0300[diff] [blame]40CONFIG_CMD_IMLS=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]41CONFIG_CMD_GREPENV=y
Camelia Groza263471f2021-04-13 19:48:05 +0300[diff] [blame]42CONFIG_CMD_DM=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]43CONFIG_CMD_I2C=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]44CONFIG_CMD_MMC=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]45CONFIG_CMD_USB=y
46CONFIG_CMD_DHCP=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]47CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]48CONFIG_CMD_PING=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]49CONFIG_CMD_EXT2=y
50CONFIG_CMD_FAT=y
Tom Rini5ad8e112017-10-22 17:55:07 -0400[diff] [blame]51CONFIG_MTDIDS_DEFAULT="nor0=fe8000000.nor,nand0=fff800000.flash,spi0=spife110000.0"
52CONFIG_MTDPARTS_DEFAULT="mtdparts=fe8000000.nor:1m(uboot),5m(kernel),128k(dtb),96m(fs),-(user);fff800000.flash:2m(uboot),9m(kernel),128k(dtb),96m(fs),-(user);spife110000.0:2m(uboot),9m(kernel),128k(dtb),-(user)"
Hou Zhiqiang03258352019-08-20 09:35:27 +0000[diff] [blame]53CONFIG_OF_CONTROL=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]54CONFIG_ENV_OVERWRITE=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]55CONFIG_ENV_IS_IN_SPI_FLASH=y
Tom Rini527ded82019-09-23 11:47:37 -0400[diff] [blame]56CONFIG_DM=y
Tom Rinia5c4d402017-03-01 16:51:58 -0500[diff] [blame]57CONFIG_FSL_CAAM=y
Tom Rinif7246c22021-08-21 13:50:17 -0400[diff] [blame]58CONFIG_DDR_CLK_FREQ=66666666
Tom Rini468c2d52021-08-21 13:50:18 -0400[diff] [blame]59CONFIG_DDR_ECC=y
60CONFIG_ECC_INIT_VIA_DDRCONTROLLER=y
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame]61CONFIG_DM_I2C=y
Tom Rini52b2e262021-08-18 23:12:24 -0400[diff] [blame]62CONFIG_SPL_SYS_I2C_LEGACY=y
Tom Rinib1b13072021-08-18 23:12:37 -0400[diff] [blame]63CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
Tom Rinibe94c762021-08-18 23:12:35 -0400[diff] [blame]64CONFIG_SYS_I2C_FSL=y
65CONFIG_SYS_FSL_I2C_OFFSET=0x118000
66CONFIG_SYS_FSL_HAS_I2C2_OFFSET=y
67CONFIG_SYS_FSL_I2C2_OFFSET=0x118100
68CONFIG_SYS_FSL_HAS_I2C3_OFFSET=y
69CONFIG_SYS_FSL_I2C3_OFFSET=0x119000
70CONFIG_SYS_FSL_HAS_I2C4_OFFSET=y
71CONFIG_SYS_FSL_I2C4_OFFSET=0x119100
Mario Six41d7d972018-03-28 14:38:19 +0200[diff] [blame]72CONFIG_FSL_ESDHC=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]73CONFIG_MTD=y
Adam Ford76da1b22018-10-14 15:10:50 -0500[diff] [blame]74CONFIG_MTD_NOR_FLASH=y
75CONFIG_FLASH_CFI_DRIVER=y
76CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
77CONFIG_FLASH_CFI_MTD=y
78CONFIG_SYS_FLASH_CFI=y
Patrick Delaunay1576abf2022-01-04 14:24:00 +0100[diff] [blame]79CONFIG_SYS_MAX_FLASH_BANKS=2
Tom Rini526e3c82020-10-05 13:11:41 -0400[diff] [blame]80CONFIG_DM_SPI_FLASH=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]81CONFIG_SF_DEFAULT_SPEED=10000000
Bin Meng27f5b192015-11-25 05:34:54 -0800[diff] [blame]82CONFIG_SPI_FLASH_STMICRO=y
Alexandru Gagniucd83e98c2017-08-01 17:19:59 -0700[diff] [blame]83CONFIG_PHYLIB=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]84CONFIG_PHY_REALTEK=y
85CONFIG_PHY_VITESSE=y
Camelia Groza263471f2021-04-13 19:48:05 +0300[diff] [blame]86CONFIG_DM_ETH=y
87CONFIG_DM_MDIO=y
Tom Rinica22e962017-08-07 22:00:34 -0400[diff] [blame]88CONFIG_PHY_GIGE=y
Simon Glass9008a5b2015-08-19 09:33:43 -0600[diff] [blame]89CONFIG_E1000=y
Tom Rini527ded82019-09-23 11:47:37 -0400[diff] [blame]90CONFIG_FMAN_ENET=y
Rajesh Bhagataec38012021-11-09 16:30:38 +0530[diff] [blame]91CONFIG_SYS_FMAN_FW_ADDR=0x110000
Tom Rini527ded82019-09-23 11:47:37 -0400[diff] [blame]92CONFIG_MII=y
Hou Zhiqiang06620c32019-08-27 11:03:54 +0000[diff] [blame]93CONFIG_PCIE_FSL=y
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]94CONFIG_U_QE=y
Tom Rini95f833a2021-11-12 23:37:42 +0000[diff] [blame]95CONFIG_SYS_QE_FW_ADDR=0x130000
Tom Rinifa911f82019-05-12 07:59:12 -0400[diff] [blame]96CONFIG_SYS_QE_FMAN_FW_IN_SPIFLASH=y
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame]97CONFIG_DM_RTC=y
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]98CONFIG_SYS_NS16550=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]99CONFIG_SPI=y
Tom Rini526e3c82020-10-05 13:11:41 -0400[diff] [blame]100CONFIG_DM_SPI=y
Bin Meng72a049d2015-11-25 05:34:53 -0800[diff] [blame]101CONFIG_FSL_ESPI=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]102CONFIG_USB=y
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]103CONFIG_USB_EHCI_FSL=y
Tom Rini526e3c82020-10-05 13:11:41 -0400[diff] [blame]104CONFIG_USB_STORAGE=y
Marek Szyprowski795dc7d2020-06-03 14:43:40 +0200[diff] [blame]105CONFIG_ADDR_MAP=y
106CONFIG_SYS_NUM_ADDR_MAP=64