Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 5c3e867195f25ec35bd3852e35bbef02887c160a / . / arch / arm / dts / at91-sam9x60_curiosity-u-boot.dtsi
blob: a1b76e94d11fad2897904042a6772ca004453365 [file] [log] [blame]
Durai Manickam KRa0509712022-04-04 11:23:19 +0530[diff] [blame]1// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2/*
3 * at91-sam9x60_curiosity-u-boot.dtsi - Device Tree Include file for SAM9X60
4 * CURIOSITY.
5 *
6 * Copyright (C) 2022 Microchip Technology Inc. and its subsidiaries
7 *
8 * Author: Durai Manickam KR <durai.manickamkr@microchip.com>
9 */
10
11/ {
12 ahb {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]13 bootph-all;
Durai Manickam KRa0509712022-04-04 11:23:19 +0530[diff] [blame]14
15 apb {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]16 bootph-all;
Durai Manickam KRa0509712022-04-04 11:23:19 +0530[diff] [blame]17 };
18 };
19
20 chosen {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]21 bootph-all;
Durai Manickam KRa0509712022-04-04 11:23:19 +0530[diff] [blame]22 };
23};
24
25&clk32 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]26 bootph-all;
Durai Manickam KRa0509712022-04-04 11:23:19 +0530[diff] [blame]27};
28
29&dbgu {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]30 bootph-all;
Durai Manickam KRa0509712022-04-04 11:23:19 +0530[diff] [blame]31};
32
33&main_rc {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]34 bootph-all;
Durai Manickam KRa0509712022-04-04 11:23:19 +0530[diff] [blame]35};
36
37&main_xtal {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]38 bootph-all;
Durai Manickam KRa0509712022-04-04 11:23:19 +0530[diff] [blame]39};
40
Alexander Dahl5c3e8672023-07-05 22:17:00 +0200[diff] [blame^]41&pinctrl {
42 bootph-all;
43};
44
Durai Manickam KRa0509712022-04-04 11:23:19 +0530[diff] [blame]45&pinctrl_dbgu {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]46 bootph-all;
Durai Manickam KRa0509712022-04-04 11:23:19 +0530[diff] [blame]47};
48
49&pinctrl_sdhci0 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]50 bootph-all;
Durai Manickam KRa0509712022-04-04 11:23:19 +0530[diff] [blame]51};
52
53&pioA {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]54 bootph-all;
Durai Manickam KRa0509712022-04-04 11:23:19 +0530[diff] [blame]55};
56
57&pioB {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]58 bootph-all;
Durai Manickam KRa0509712022-04-04 11:23:19 +0530[diff] [blame]59};
60
61&pit64b0 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]62 bootph-all;
Durai Manickam KRa0509712022-04-04 11:23:19 +0530[diff] [blame]63};
64
65&pmc {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]66 bootph-all;
Durai Manickam KRa0509712022-04-04 11:23:19 +0530[diff] [blame]67};
68
69&sdhci0 {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]70 bootph-all;
Durai Manickam KRa0509712022-04-04 11:23:19 +0530[diff] [blame]71};
72
73&slow_rc_osc {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]74 bootph-all;
Durai Manickam KRa0509712022-04-04 11:23:19 +0530[diff] [blame]75};
76
77&slow_xtal {
Simon Glassd3a98cb2023-02-13 08:56:33 -0700[diff] [blame]78 bootph-all;
Durai Manickam KRa0509712022-04-04 11:23:19 +0530[diff] [blame]79};