blob: b777fe6073bfaf9fdd5b5b5d73035d4b9174345f [file] [log] [blame]
Marek Vasut0b16ba52022-04-12 17:26:01 +02001/* SPDX-License-Identifier: GPL-2.0+ */
2/*
3 * Copyright 2022 Marek Vasut <marex@denx.de>
4 */
5
6#ifndef __IMX8MM_DATA_MODUL_EDM_SBC_H
7#define __IMX8MM_DATA_MODUL_EDM_SBC_H
8
9#include <linux/sizes.h>
10#include <linux/stringify.h>
11#include <asm/arch/imx-regs.h>
12
Marek Vasut0b16ba52022-04-12 17:26:01 +020013#ifdef CONFIG_SPL_BUILD
Tom Rinifb52b942022-12-04 10:04:49 -050014#define CFG_MALLOC_F_ADDR 0x930000
Marek Vasut0b16ba52022-04-12 17:26:01 +020015
16/* For RAW image gives a error info not panic */
Marek Vasut0b16ba52022-04-12 17:26:01 +020017
18#endif
19
20/* Link Definitions */
Tom Rini6a5dccc2022-11-16 13:10:41 -050021#define CFG_SYS_INIT_RAM_ADDR 0x40000000
22#define CFG_SYS_INIT_RAM_SIZE 0x200000
Marek Vasut0b16ba52022-04-12 17:26:01 +020023
Tom Rinibb4dd962022-11-16 13:10:37 -050024#define CFG_SYS_SDRAM_BASE 0x40000000
Marek Vasut0b16ba52022-04-12 17:26:01 +020025#define PHYS_SDRAM 0x40000000
26#define PHYS_SDRAM_SIZE 0x40000000 /* Minimum 1 GiB DDR */
27
Tom Rinia17aa192022-12-04 10:04:55 -050028#define CFG_MXC_UART_BASE UART3_BASE_ADDR
Marek Vasut0b16ba52022-04-12 17:26:01 +020029
30/* PHY needs a longer autonegotiation timeout after reset */
31#define PHY_ANEG_TIMEOUT 20000
Marek Vasut0b16ba52022-04-12 17:26:01 +020032
33/* USDHC */
Tom Rini376b88a2022-10-28 20:27:13 -040034#define CFG_SYS_FSL_USDHC_NUM 2
35#define CFG_SYS_FSL_ESDHC_ADDR 0
Marek Vasut0b16ba52022-04-12 17:26:01 +020036
Marek Vasut54e99772024-01-13 18:59:13 +010037#define CFG_EXTRA_ENV_SETTINGS \
Marek Vasut0b16ba52022-04-12 17:26:01 +020038 "altbootcmd=setenv devpart 2 && run bootcmd ; reset\0" \
39 "bootlimit=3\0" \
40 "devtype=mmc\0" \
41 "devpart=1\0" \
Marek Vasut0b16ba52022-04-12 17:26:01 +020042 "dfu_alt_info=" \
43 /* RAM block at DRAM offset 256..768 MiB */ \
44 "ram ram0=ram ram 0x50000000 0x20000000&" \
45 /* 16 MiB SPI NOR */ \
46 "mtd nor0=sf raw 0x0 0x1000000\0" \
47 "dmo_preboot=" \
48 "sf probe ; " /* Scan for SPI NOR, needed by DFU */ \
Marek Vasut0b16ba52022-04-12 17:26:01 +020049 /* Attempt to start USB and Network console */ \
50 "run dmo_usb_cdc_acm_start ; " \
51 "run dmo_netconsole_start\0" \
52 "dmo_update_env=" \
53 "setenv dmo_update_env true ; saveenv ; saveenv\0" \
54 "dmo_usb_cdc_acm_start=" \
55 "if test \"${dmo_usb_cdc_acm_enabled}\" = \"true\" ; then "\
56 /* Ungate IMX8MM_CLK_USB1_CTRL_ROOT */ \
57 "mw 0x303844d0 3 ; " \
58 /* Read USBNC_n_PHY_STATUS BIT(4) VBUS_VLD */ \
59 "setexpr.l usbnc_n_phy_status *0x32e4023c \\\\& 0x8 ; " \
60 /* If USB OTG has valid VBUS, enable CDC ACM */ \
61 "if test \"${usbnc_n_phy_status}\" -eq 8 ; then "\
62 "usb start && " \
63 "setenv stderr ${stderr},usbacm && " \
64 "setenv stdout ${stdout},usbacm && " \
65 "setenv stdin ${stdin},usbacm ; " \
66 "fi ; " \
67 "fi\0" \
Marek Vasut0b16ba52022-04-12 17:26:01 +020068 "dmo_netconsole_start=" \
69 "if test \"${dmo_netconsole_enabled}\" = \"true\" ; then "\
70 "setenv autoload false && " \
71 "dhcp && " \
72 "setenv autoload && " \
73 "setenv ncip ${serverip} && " \
74 "setenv stderr ${stderr},nc && " \
75 "setenv stdout ${stdout},nc && " \
76 "setenv stdin ${stdin},nc ; " \
Marek Vasut54e99772024-01-13 18:59:13 +010077 "fi\0" \
78 "stdin=serial\0" \
79 "stdout=serial\0" \
80 "stderr=serial\0" \
81 /* Give slow devices beyond USB HUB chance to come up. */ \
82 "usb_pgood_delay=2000\0"
Marek Vasut0b16ba52022-04-12 17:26:01 +020083
84#endif