blob: a67802a160012e09e6195cc3bb6759e08c79d877 [file] [log] [blame]
Andrej Rosanofddfa9c2015-04-08 18:56:30 +02001/*
2 * USB armory MkI board configuration settings
3 * http://inversepath.com/usbarmory
4 *
5 * Copyright (C) 2015, Inverse Path
6 * Andrej Rosano <andrej@inversepath.com>
7 *
8 * SPDX-License-Identifier:|____GPL-2.0+
9 */
10
11#ifndef __CONFIG_H
12#define __CONFIG_H
13
14#define CONFIG_MX53
Gong Qianyu52de2e52015-10-26 19:47:42 +080015#define CONFIG_SYS_FSL_CLK
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020016#define CONFIG_MXC_GPIO
17
18#include <asm/arch/imx-regs.h>
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020019
20#include <config_distro_defaults.h>
21
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020022/* U-Boot environment */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020023#define CONFIG_ENV_OFFSET (6 * 64 * 1024)
24#define CONFIG_ENV_SIZE (8 * 1024)
25#define CONFIG_ENV_IS_IN_MMC
26#define CONFIG_SYS_MMC_ENV_DEV 0
27
28/* U-Boot general configurations */
29#define CONFIG_SYS_CBSIZE 512
30#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
31#define CONFIG_SYS_MAXARGS 16
32#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
33
34/* UART */
35#define CONFIG_MXC_UART
36#define CONFIG_MXC_UART_BASE UART1_BASE
37#define CONFIG_CONS_INDEX 1
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020038
39/* SD/MMC */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020040#define CONFIG_FSL_ESDHC
41#define CONFIG_SYS_FSL_ESDHC_ADDR 0
42#define CONFIG_SYS_FSL_ESDHC_NUM 1
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020043
44/* USB */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020045#define CONFIG_USB_EHCI
46#define CONFIG_USB_EHCI_MX5
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020047#define CONFIG_MXC_USB_PORT 1
48#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
49#define CONFIG_MXC_USB_FLAGS 0
50
51/* I2C */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020052#define CONFIG_SYS_I2C
53#define CONFIG_SYS_I2C_MXC
Albert ARIBAUD \\(3ADEV\\)eb943872015-09-21 22:43:38 +020054#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
55#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020056
57/* Fuse */
58#define CONFIG_CMD_FUSE
59#define CONFIG_FSL_IIM
60
Andrej Rosanof079e0d2016-06-20 17:21:48 +020061/* U-Boot memory offsets */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020062#define CONFIG_LOADADDR 0x72000000
63#define CONFIG_SYS_TEXT_BASE 0x77800000
64#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
Andrej Rosanof079e0d2016-06-20 17:21:48 +020065
66/* Linux boot */
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020067#define CONFIG_HOSTNAME usbarmory
68#define CONFIG_BOOTCOMMAND \
69 "run distro_bootcmd; " \
70 "setenv bootargs console=${console} ${bootargs_default}; " \
Andrej Rosanof079e0d2016-06-20 17:21:48 +020071 "ext2load mmc 0:1 ${kernel_addr_r} /boot/zImage; " \
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020072 "ext2load mmc 0:1 ${fdt_addr_r} /boot/${fdtfile}; " \
Andrej Rosanof079e0d2016-06-20 17:21:48 +020073 "bootz ${kernel_addr_r} - ${fdt_addr_r}"
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020074
75#define BOOT_TARGET_DEVICES(func) func(MMC, mmc, 0)
76
77#include <config_distro_bootcmd.h>
78
79#define MEM_LAYOUT_ENV_SETTINGS \
80 "kernel_addr_r=0x70800000\0" \
81 "fdt_addr_r=0x71000000\0" \
82 "scriptaddr=0x70800000\0" \
83 "pxefile_addr_r=0x70800000\0" \
84 "ramdisk_addr_r=0x73000000\0"
85
86#define CONFIG_EXTRA_ENV_SETTINGS \
87 MEM_LAYOUT_ENV_SETTINGS \
88 "bootargs_default=root=/dev/mmcblk0p1 rootwait rw\0" \
89 "fdtfile=imx53-usbarmory.dtb\0" \
90 "console=ttymxc0,115200\0" \
91 BOOTENV
92
Andrej Rosanobab77d02016-06-20 17:21:49 +020093#ifndef CONFIG_CMDLINE
94#define CONFIG_BOOTARGS "console=ttymxc0,115200 root=/dev/mmcblk0p1 rootwait rw"
95#define USBARMORY_FIT_PATH "/boot/usbarmory.itb"
96#define USBARMORY_FIT_ADDR "0x70800000"
97#endif
98
Andrej Rosanofddfa9c2015-04-08 18:56:30 +020099/* Physical Memory Map */
100#define CONFIG_NR_DRAM_BANKS 1
101#define PHYS_SDRAM CSD0_BASE_ADDR
102#define PHYS_SDRAM_SIZE (gd->ram_size)
103
104#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
105#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
106#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
107
108#define CONFIG_SYS_INIT_SP_OFFSET \
109 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
110#define CONFIG_SYS_INIT_SP_ADDR \
111 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
112
113#define CONFIG_SYS_MEMTEST_START 0x70000000
114#define CONFIG_SYS_MEMTEST_END 0x90000000
115
116#define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
117
118#endif /* __CONFIG_H */