Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 5ba3a94979ef505d3410f666c8384d62a1c681e4 / . / configs / ls1043aqds_lpuart_defconfig
blob: 265550bf9ade795b460e75a2ec07f9a410ed5540 [file] [log] [blame]
Wenbin Song7e6b49e2016-01-21 17:14:55 +0800[diff] [blame]1CONFIG_ARM=y
2CONFIG_TARGET_LS1043AQDS=y
Hou Zhiqiang4985db72017-04-14 14:48:22 +0800[diff] [blame]3CONFIG_FSL_LS_PPA=y
Wenbin Song7e6b49e2016-01-21 17:14:55 +0800[diff] [blame]4CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1043a-qds-lpuart"
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]5CONFIG_FIT_VERBOSE=y
6CONFIG_OF_BOARD_SETUP=y
York Sunb6fffd82016-10-04 18:03:08 -0700[diff] [blame]7CONFIG_SYS_EXTRA_OPTIONS="LPUART"
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]8CONFIG_BOOTDELAY=10
Sam Protsenkobd7bffe2017-08-14 20:22:17 +0300[diff] [blame]9CONFIG_USE_BOOTARGS=y
10CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 mtdparts=60000000.nor:2m@0x100000(nor_bank0_uboot),40m@0x1100000(nor_bank0_fit),7m(nor_bank0_user),2m@0x4100000(nor_bank4_uboot),40m@0x5100000(nor_bank4_fit),-(nor_bank4_user);7e800000.flash:1m(nand_uboot),1m(nand_uboot_env),20m(nand_fit);spi0.0:1m(uboot),5m(kernel),1m(dtb),9m(file_system)"
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]11CONFIG_HUSH_PARSER=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]12CONFIG_CMD_BOOTZ=y
13CONFIG_CMD_GREPENV=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]14CONFIG_CMD_MEMINFO=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]15CONFIG_CMD_MEMTEST=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]16CONFIG_CMD_GPT=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]17CONFIG_CMD_I2C=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]18CONFIG_CMD_MMC=y
Tom Rini00448d22017-07-28 21:31:42 -0400[diff] [blame]19CONFIG_CMD_NAND=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]20CONFIG_CMD_SF=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]21CONFIG_CMD_USB=y
22CONFIG_CMD_DHCP=y
Yann E. MORIN0d10cdd2016-11-13 21:59:52 +0100[diff] [blame]23CONFIG_CMD_PXE=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]24CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]25CONFIG_CMD_PING=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]26CONFIG_CMD_CACHE=y
27CONFIG_CMD_EXT2=y
28CONFIG_CMD_FAT=y
Wenbin Song7e6b49e2016-01-21 17:14:55 +0800[diff] [blame]29CONFIG_OF_CONTROL=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]30CONFIG_ENV_IS_IN_FLASH=y
Wenbin Song7e6b49e2016-01-21 17:14:55 +0800[diff] [blame]31CONFIG_DM=y
Tom Rinia5c4d402017-03-01 16:51:58 -0500[diff] [blame]32CONFIG_FSL_CAAM=y
Masahiro Yamada8cea9b52017-02-11 22:43:54 +0900[diff] [blame]33CONFIG_MTD_NOR_FLASH=y
Wenbin Song7e6b49e2016-01-21 17:14:55 +0800[diff] [blame]34CONFIG_SPI_FLASH=y
Alexandru Gagniucd83e98c2017-08-01 17:19:59 -0700[diff] [blame]35CONFIG_PHYLIB=y
Patrick Delaunay73287092017-01-27 11:00:42 +0100[diff] [blame]36CONFIG_NETDEVICES=y
37CONFIG_E1000=y
38CONFIG_PCI=y
39CONFIG_DM_PCI=y
40CONFIG_DM_PCI_COMPAT=y
41CONFIG_PCIE_LAYERSCAPE=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]42CONFIG_DM_SERIAL=y
Wenbin Song7e6b49e2016-01-21 17:14:55 +0800[diff] [blame]43CONFIG_FSL_LPUART=y
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]44CONFIG_DM_SPI=y
Masahiro Yamada58d00232016-06-04 07:35:03 +0900[diff] [blame]45CONFIG_USB=y
Simon Glass9fd2a022016-10-17 20:12:37 -0600[diff] [blame]46CONFIG_DM_USB=y
Masahiro Yamada58d00232016-06-04 07:35:03 +0900[diff] [blame]47CONFIG_USB_XHCI_HCD=y
Masahiro Yamadad3b72ca2016-06-04 07:35:04 +0900[diff] [blame]48CONFIG_USB_XHCI_DWC3=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]49CONFIG_USB_STORAGE=y