Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 5b9f1aa72b33486b3d18550bf9de4c9e266374c9 / . / arch / mips / Kconfig
blob: feb2f68474c0300e17f61e64188bfd2b115cb3c9 [file] [log] [blame]
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]1menu "MIPS architecture"
2 depends on MIPS
3
4config SYS_ARCH
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]5 default "mips"
6
Daniel Schwierzeck99e7af22014-10-26 14:14:07 +0100[diff] [blame]7config SYS_CPU
8 default "mips32" if CPU_MIPS32_R1 || CPU_MIPS32_R2
9 default "mips64" if CPU_MIPS64_R1 || CPU_MIPS64_R2
10
Masahiro Yamadaee2e54f2014-10-24 01:30:46 +0900[diff] [blame]11config USE_PRIVATE_LIBGCC
12 default y
13
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]14choice
15 prompt "Target select"
Joe Hershbergerf0699602015-05-12 14:46:23 -0500[diff] [blame]16 optional
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]17
18config TARGET_QEMU_MIPS
19 bool "Support qemu-mips"
Daniel Schwierzecka4c242b2014-10-26 14:14:07 +0100[diff] [blame]20 select SUPPORTS_BIG_ENDIAN
21 select SUPPORTS_LITTLE_ENDIAN
Daniel Schwierzeck256034d2014-10-26 14:14:07 +0100[diff] [blame]22 select SUPPORTS_CPU_MIPS32_R1
23 select SUPPORTS_CPU_MIPS32_R2
Daniel Schwierzeck94384d12014-10-26 14:14:07 +0100[diff] [blame]24 select SUPPORTS_CPU_MIPS64_R1
25 select SUPPORTS_CPU_MIPS64_R2
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]26
27config TARGET_MALTA
28 bool "Support malta"
Daniel Schwierzecka4c242b2014-10-26 14:14:07 +0100[diff] [blame]29 select SUPPORTS_BIG_ENDIAN
30 select SUPPORTS_LITTLE_ENDIAN
Daniel Schwierzeck256034d2014-10-26 14:14:07 +0100[diff] [blame]31 select SUPPORTS_CPU_MIPS32_R1
32 select SUPPORTS_CPU_MIPS32_R2
Daniel Schwierzeck7dca6862015-01-18 22:00:18 +0100[diff] [blame]33 select SWAP_IO_SPACE
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]34
35config TARGET_VCT
36 bool "Support vct"
Daniel Schwierzecka4c242b2014-10-26 14:14:07 +0100[diff] [blame]37 select SUPPORTS_BIG_ENDIAN
Daniel Schwierzeck256034d2014-10-26 14:14:07 +0100[diff] [blame]38 select SUPPORTS_CPU_MIPS32_R1
39 select SUPPORTS_CPU_MIPS32_R2
Paul Burton6832bdc2015-01-29 01:28:02 +0000[diff] [blame]40 select SYS_MIPS_CACHE_INIT_RAM_LOAD
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]41
42config TARGET_DBAU1X00
43 bool "Support dbau1x00"
Daniel Schwierzecka4c242b2014-10-26 14:14:07 +0100[diff] [blame]44 select SUPPORTS_BIG_ENDIAN
45 select SUPPORTS_LITTLE_ENDIAN
Daniel Schwierzeck256034d2014-10-26 14:14:07 +0100[diff] [blame]46 select SUPPORTS_CPU_MIPS32_R1
47 select SUPPORTS_CPU_MIPS32_R2
Paul Burton6832bdc2015-01-29 01:28:02 +0000[diff] [blame]48 select SYS_MIPS_CACHE_INIT_RAM_LOAD
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]49
50config TARGET_PB1X00
51 bool "Support pb1x00"
Daniel Schwierzecka4c242b2014-10-26 14:14:07 +0100[diff] [blame]52 select SUPPORTS_LITTLE_ENDIAN
Daniel Schwierzeck256034d2014-10-26 14:14:07 +0100[diff] [blame]53 select SUPPORTS_CPU_MIPS32_R1
54 select SUPPORTS_CPU_MIPS32_R2
Paul Burton6832bdc2015-01-29 01:28:02 +0000[diff] [blame]55 select SYS_MIPS_CACHE_INIT_RAM_LOAD
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]56
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]57
58endchoice
59
60source "board/dbau1x00/Kconfig"
61source "board/imgtec/malta/Kconfig"
62source "board/micronas/vct/Kconfig"
63source "board/pb1x00/Kconfig"
64source "board/qemu-mips/Kconfig"
65
Daniel Schwierzecka4c242b2014-10-26 14:14:07 +0100[diff] [blame]66if MIPS
67
68choice
69 prompt "Endianness selection"
70 help
71 Some MIPS boards can be configured for either little or big endian
72 byte order. These modes require different U-Boot images. In general there
73 is one preferred byteorder for a particular system but some systems are
74 just as commonly used in the one or the other endianness.
75
76config SYS_BIG_ENDIAN
77 bool "Big endian"
78 depends on SUPPORTS_BIG_ENDIAN
79
80config SYS_LITTLE_ENDIAN
81 bool "Little endian"
82 depends on SUPPORTS_LITTLE_ENDIAN
83
84endchoice
85
Daniel Schwierzeck256034d2014-10-26 14:14:07 +0100[diff] [blame]86choice
87 prompt "CPU selection"
88 default CPU_MIPS32_R2
89
90config CPU_MIPS32_R1
91 bool "MIPS32 Release 1"
92 depends on SUPPORTS_CPU_MIPS32_R1
93 select 32BIT
94 help
95 Choose this option to build an U-Boot for release 1 or later of the
96 MIPS32 architecture.
97
98config CPU_MIPS32_R2
99 bool "MIPS32 Release 2"
100 depends on SUPPORTS_CPU_MIPS32_R2
101 select 32BIT
102 help
103 Choose this option to build an U-Boot for release 2 or later of the
104 MIPS32 architecture.
105
106config CPU_MIPS64_R1
107 bool "MIPS64 Release 1"
108 depends on SUPPORTS_CPU_MIPS64_R1
109 select 64BIT
110 help
111 Choose this option to build a kernel for release 1 or later of the
112 MIPS64 architecture.
113
114config CPU_MIPS64_R2
115 bool "MIPS64 Release 2"
116 depends on SUPPORTS_CPU_MIPS64_R2
117 select 64BIT
118 help
119 Choose this option to build a kernel for release 2 or later of the
120 MIPS64 architecture.
121
122endchoice
123
Daniel Schwierzeckf9749fa2015-01-14 21:44:13 +0100[diff] [blame]124menu "OS boot interface"
125
126config MIPS_BOOT_CMDLINE_LEGACY
127 bool "Hand over legacy command line to Linux kernel"
128 default y
129 help
130 Enable this option if you want U-Boot to hand over the Yamon-style
131 command line to the kernel. All bootargs will be prepared as argc/argv
132 compatible list. The argument count (argc) is stored in register $a0.
133 The address of the argument list (argv) is stored in register $a1.
134
Daniel Schwierzeckc07dc602015-01-14 21:44:13 +0100[diff] [blame]135config MIPS_BOOT_ENV_LEGACY
136 bool "Hand over legacy environment to Linux kernel"
137 default y
138 help
139 Enable this option if you want U-Boot to hand over the Yamon-style
140 environment to the kernel. Information like memory size, initrd
141 address and size will be prepared as zero-terminated key/value list.
142 The address of the enviroment is stored in register $a2.
143
Daniel Schwierzeck8d7ff4d2015-01-14 21:44:13 +0100[diff] [blame]144config MIPS_BOOT_FDT
Daniel Schwierzeckd1b29d22015-02-22 16:58:30 +0100[diff] [blame]145 bool "Hand over a flattened device tree to Linux kernel"
Daniel Schwierzeck8d7ff4d2015-01-14 21:44:13 +0100[diff] [blame]146 default n
147 help
148 Enable this option if you want U-Boot to hand over a flattened
Daniel Schwierzeckd1b29d22015-02-22 16:58:30 +0100[diff] [blame]149 device tree to the kernel. According to UHI register $a0 will be set
150 to -2 and the FDT address is stored in $a1.
Daniel Schwierzeck8d7ff4d2015-01-14 21:44:13 +0100[diff] [blame]151
Daniel Schwierzeckf9749fa2015-01-14 21:44:13 +0100[diff] [blame]152endmenu
153
Daniel Schwierzecka4c242b2014-10-26 14:14:07 +0100[diff] [blame]154config SUPPORTS_BIG_ENDIAN
155 bool
156
157config SUPPORTS_LITTLE_ENDIAN
158 bool
159
Daniel Schwierzeck256034d2014-10-26 14:14:07 +0100[diff] [blame]160config SUPPORTS_CPU_MIPS32_R1
161 bool
162
163config SUPPORTS_CPU_MIPS32_R2
164 bool
165
166config SUPPORTS_CPU_MIPS64_R1
167 bool
168
169config SUPPORTS_CPU_MIPS64_R2
170 bool
171
Daniel Schwierzeckdfbad0f2015-01-18 21:59:35 +0100[diff] [blame]172config CPU_MIPS32
173 bool
174 default y if CPU_MIPS32_R1 || CPU_MIPS32_R2
175
176config CPU_MIPS64
177 bool
178 default y if CPU_MIPS64_R1 || CPU_MIPS64_R2
179
Daniel Schwierzeck256034d2014-10-26 14:14:07 +0100[diff] [blame]180config 32BIT
181 bool
182
183config 64BIT
184 bool
185
Daniel Schwierzeck7dca6862015-01-18 22:00:18 +0100[diff] [blame]186config SWAP_IO_SPACE
187 bool
188
Paul Burton6832bdc2015-01-29 01:28:02 +0000[diff] [blame]189config SYS_MIPS_CACHE_INIT_RAM_LOAD
190 bool
191
Daniel Schwierzecka4c242b2014-10-26 14:14:07 +0100[diff] [blame]192endif
193
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]194endmenu