blob: 4a4d627b2819e5aa0d196d7d1c8112272e252a22 [file] [log] [blame]
Bin Meng2922b3e2014-12-12 21:05:28 +08001/*
2 * Copyright (C) 2013, Intel Corporation
3 * Copyright (C) 2014, Bin Meng <bmeng.cn@gmail.com>
4 *
5 * SPDX-License-Identifier: Intel
6 */
7
8#ifndef _FSP_HEADER_H_
9#define _FSP_HEADER_H_
10
11#define FSP_HEADER_OFF 0x94 /* Fixed FSP header offset in the FSP image */
12
Bin Mengdb60d862014-12-17 15:50:49 +080013struct __packed fsp_header {
Bin Meng2922b3e2014-12-12 21:05:28 +080014 u32 sign; /* 'FSPH' */
15 u32 hdr_len; /* header length */
16 u8 reserved1[3];
17 u8 hdr_rev; /* header rev */
18 u32 img_rev; /* image rev */
19 char img_id[8]; /* signature string */
20 u32 img_size; /* image size */
21 u32 img_base; /* image base */
22 u32 img_attr; /* image attribute */
23 u32 cfg_region_off; /* configuration region offset */
24 u32 cfg_region_size; /* configuration region size */
25 u32 api_num; /* number of API entries */
26 u32 fsp_tempram_init; /* tempram_init offset */
27 u32 fsp_init; /* fsp_init offset */
28 u32 fsp_notify; /* fsp_notify offset */
29 u32 reserved2;
30};
31
Bin Meng2922b3e2014-12-12 21:05:28 +080032#endif