Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 5a9095c0bc59622bc982b3dce615809460b51963 / . / configs / mscc_ocelot_defconfig
blob: e088f3ca04add1ddf98c032445bae6abdd7321d1 [file] [log] [blame]
Gregory CLEMENTb622f8f2018-12-14 16:16:49 +0100[diff] [blame]1CONFIG_MIPS=y
2CONFIG_SYS_TEXT_BASE=0x40000000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]3CONFIG_SYS_MALLOC_LEN=0x1f0000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]4CONFIG_ENV_SIZE=0x2000
5CONFIG_ENV_OFFSET=0x100000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]6CONFIG_ENV_SECT_SIZE=0x40000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]7CONFIG_DM_GPIO=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]8CONFIG_DEFAULT_DEVICE_TREE="ocelot_pcb123"
Gregory CLEMENTb622f8f2018-12-14 16:16:49 +0100[diff] [blame]9CONFIG_DEBUG_UART_BASE=0x70100000
10CONFIG_DEBUG_UART_CLOCK=250000000
Tom Rini7c027e02022-06-20 08:13:12 -0400[diff] [blame]11CONFIG_DEBUG_UART_BOARD_INIT=y
Tom Rinid49f5822020-02-28 13:28:38 -0500[diff] [blame]12CONFIG_ENV_OFFSET_REDUND=0x140000
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]13CONFIG_SYS_LOAD_ADDR=0x100000
Gregory CLEMENTb622f8f2018-12-14 16:16:49 +0100[diff] [blame]14CONFIG_ARCH_MSCC=y
Gregory CLEMENTb622f8f2018-12-14 16:16:49 +0100[diff] [blame]15CONFIG_SYS_LITTLE_ENDIAN=y
16CONFIG_DEBUG_UART=y
Tom Rini76fbc6f2022-04-01 10:33:18 -0400[diff] [blame]17CONFIG_SYS_MEMTEST_START=0x80000000
18CONFIG_SYS_MEMTEST_END=0x9fc00000
Gregory CLEMENTb622f8f2018-12-14 16:16:49 +0100[diff] [blame]19CONFIG_FIT=y
20CONFIG_BOOTDELAY=3
21CONFIG_USE_BOOTARGS=y
22CONFIG_BOOTARGS="console=ttyS0,115200"
23CONFIG_LOGLEVEL=7
Tom Rini9f8d9a22020-06-16 19:06:14 -0400[diff] [blame]24CONFIG_BOARD_TYPES=y
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]25CONFIG_DISPLAY_CPUINFO=y
Tom Rini51876ec2020-06-16 19:06:11 -0400[diff] [blame]26CONFIG_BOARD_EARLY_INIT_R=y
Lars Povlsen90392822018-12-20 09:56:05 +0100[diff] [blame]27CONFIG_SYS_PROMPT="ocelot # "
Tom Riniae17fa32022-05-11 18:01:06 -0400[diff] [blame]28CONFIG_SYS_CBSIZE=256
Tom Rinicbfa1392022-05-11 17:38:09 -0400[diff] [blame]29CONFIG_SYS_PBSIZE=282
Gregory CLEMENTb622f8f2018-12-14 16:16:49 +0100[diff] [blame]30# CONFIG_CMD_BDI is not set
31# CONFIG_CMD_CONSOLE is not set
32# CONFIG_CMD_ELF is not set
33# CONFIG_CMD_EXPORTENV is not set
34# CONFIG_CMD_IMPORTENV is not set
35# CONFIG_CMD_CRC32 is not set
36CONFIG_CMD_MD5SUM=y
37CONFIG_CMD_MEMINFO=y
38CONFIG_CMD_MEMTEST=y
39# CONFIG_CMD_FLASH is not set
40CONFIG_CMD_GPIO=y
41CONFIG_CMD_MTD=y
Gregory CLEMENTb622f8f2018-12-14 16:16:49 +0100[diff] [blame]42CONFIG_CMD_SPI=y
43CONFIG_CMD_DHCP=y
44# CONFIG_NET_TFTP_VARS is not set
45# CONFIG_CMD_NFS is not set
46CONFIG_CMD_PING=y
47CONFIG_CMD_MTDPARTS=y
48CONFIG_MTDIDS_DEFAULT="nor0=spi_flash"
49CONFIG_MTDPARTS_DEFAULT="mtdparts=spi_flash:512k(UBoot),256k(Env),256k(conf),15m(linux),15m(linux.bk)"
50CONFIG_CMD_UBI=y
51# CONFIG_CMD_UBIFS is not set
52# CONFIG_ISO_PARTITION is not set
Lars Povlsen90392822018-12-20 09:56:05 +0100[diff] [blame]53CONFIG_OF_LIST="ocelot_pcb120 ocelot_pcb123"
54CONFIG_DTB_RESELECT=y
55CONFIG_MULTI_DTB_FIT=y
Gregory CLEMENTb622f8f2018-12-14 16:16:49 +0100[diff] [blame]56CONFIG_ENV_IS_IN_SPI_FLASH=y
Tom Rini4bb26a42019-11-10 11:28:03 -0500[diff] [blame]57CONFIG_SYS_REDUNDAND_ENVIRONMENT=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]58CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Gregory CLEMENTb622f8f2018-12-14 16:16:49 +0100[diff] [blame]59CONFIG_NET_RANDOM_ETHADDR=y
60CONFIG_CLK=y
Lars Povlsenc89dc232019-01-02 09:52:26 +0100[diff] [blame]61CONFIG_MSCC_SGPIO=y
62CONFIG_LED=y
63CONFIG_LED_GPIO=y
Miquel Raynal72d7b8b2019-10-03 19:50:07 +0200[diff] [blame]64CONFIG_MTD=y
Miquel Raynala903be42019-10-03 19:50:04 +0200[diff] [blame]65CONFIG_DM_MTD=y
Tom Rini88edbd02019-01-19 09:39:42 -0500[diff] [blame]66CONFIG_MTD_SPI_NAND=y
Gregory CLEMENTb622f8f2018-12-14 16:16:49 +0100[diff] [blame]67CONFIG_DM_SPI_FLASH=y
Gregory CLEMENTb622f8f2018-12-14 16:16:49 +0100[diff] [blame]68CONFIG_SPI_FLASH_BAR=y
69CONFIG_SPI_FLASH_GIGADEVICE=y
70CONFIG_SPI_FLASH_MACRONIX=y
71CONFIG_SPI_FLASH_SPANSION=y
72CONFIG_SPI_FLASH_WINBOND=y
73CONFIG_SPI_FLASH_MTD=y
74CONFIG_DM_ETH=y
Gregory CLEMENTa8112352019-01-17 17:07:15 +0100[diff] [blame]75CONFIG_MSCC_OCELOT_SWITCH=y
Gregory CLEMENTb622f8f2018-12-14 16:16:49 +0100[diff] [blame]76CONFIG_PINCTRL=y
77CONFIG_PINCONF=y
Tom Rini37576b62020-06-16 19:06:21 -0400[diff] [blame]78CONFIG_SPECIFY_CONSOLE_INDEX=y
Gregory CLEMENTb622f8f2018-12-14 16:16:49 +0100[diff] [blame]79CONFIG_DM_SERIAL=y
80CONFIG_DEBUG_UART_SHIFT=2
81CONFIG_DEBUG_UART_ANNOUNCE=y
82CONFIG_SYS_NS16550=y
83CONFIG_SPI=y
84CONFIG_DM_SPI=y
Gregory CLEMENTb622f8f2018-12-14 16:16:49 +0100[diff] [blame]85CONFIG_LZMA=y