Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 5a1d96886a074a7d22a4e968364e150f59649f3c / . / dts / upstream / src / arm64 / qcom / sa8540p.dtsi
blob: 96b2c59ad02b4dfe690227e70660b1b0ac0fb786 [file] [log] [blame]
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame]1// SPDX-License-Identifier: BSD-3-Clause
2/*
3 * Copyright (c) 2021, The Linux Foundation. All rights reserved.
4 * Copyright (c) 2022, Linaro Limited
5 */
6
7#include "sc8280xp.dtsi"
8
9/delete-node/ &cpu0_opp_table;
10/delete-node/ &cpu4_opp_table;
11
12/ {
13 cpu0_opp_table: opp-table-cpu0 {
14 compatible = "operating-points-v2";
15 opp-shared;
16
17 opp-300000000 {
18 opp-hz = /bits/ 64 <300000000>;
19 opp-peak-kBps = <(300000 * 32)>;
20 };
21 opp-403200000 {
22 opp-hz = /bits/ 64 <403200000>;
23 opp-peak-kBps = <(384000 * 32)>;
24 };
25 opp-499200000 {
26 opp-hz = /bits/ 64 <499200000>;
27 opp-peak-kBps = <(480000 * 32)>;
28 };
29 opp-595200000 {
30 opp-hz = /bits/ 64 <595200000>;
31 opp-peak-kBps = <(576000 * 32)>;
32 };
33 opp-710400000 {
34 opp-hz = /bits/ 64 <710400000>;
35 opp-peak-kBps = <(672000 * 32)>;
36 };
37 opp-806400000 {
38 opp-hz = /bits/ 64 <806400000>;
39 opp-peak-kBps = <(768000 * 32)>;
40 };
41 opp-902400000 {
42 opp-hz = /bits/ 64 <902400000>;
43 opp-peak-kBps = <(864000 * 32)>;
44 };
45 opp-1017600000 {
46 opp-hz = /bits/ 64 <1017600000>;
47 opp-peak-kBps = <(960000 * 32)>;
48 };
49 opp-1113600000 {
50 opp-hz = /bits/ 64 <1113600000>;
51 opp-peak-kBps = <(1075200 * 32)>;
52 };
53 opp-1209600000 {
54 opp-hz = /bits/ 64 <1209600000>;
55 opp-peak-kBps = <(1171200 * 32)>;
56 };
57 opp-1324800000 {
58 opp-hz = /bits/ 64 <1324800000>;
59 opp-peak-kBps = <(1286400 * 32)>;
60 };
61 opp-1440000000 {
62 opp-hz = /bits/ 64 <1440000000>;
63 opp-peak-kBps = <(1382400 * 32)>;
64 };
65 opp-1555200000 {
66 opp-hz = /bits/ 64 <1555200000>;
67 opp-peak-kBps = <(1497600 * 32)>;
68 };
69 opp-1670400000 {
70 opp-hz = /bits/ 64 <1670400000>;
71 opp-peak-kBps = <(1593600 * 32)>;
72 };
73 opp-1785600000 {
74 opp-hz = /bits/ 64 <1785600000>;
75 opp-peak-kBps = <(1708800 * 32)>;
76 };
77 opp-1881600000 {
78 opp-hz = /bits/ 64 <1881600000>;
79 opp-peak-kBps = <(1708800 * 32)>;
80 };
81 opp-2016000000 {
82 opp-hz = /bits/ 64 <2016000000>;
83 opp-peak-kBps = <(1708800 * 32)>;
84 };
85 opp-2131200000 {
86 opp-hz = /bits/ 64 <2131200000>;
87 opp-peak-kBps = <(1708800 * 32)>;
88 };
89 opp-2246400000 {
90 opp-hz = /bits/ 64 <2246400000>;
91 opp-peak-kBps = <(1708800 * 32)>;
92 };
93 };
94
95 cpu4_opp_table: opp-table-cpu4 {
96 compatible = "operating-points-v2";
97 opp-shared;
98
99 opp-825600000 {
100 opp-hz = /bits/ 64 <825600000>;
101 opp-peak-kBps = <(300000 * 32)>;
102 };
103 opp-940800000 {
104 opp-hz = /bits/ 64 <940800000>;
105 opp-peak-kBps = <(864000 * 32)>;
106 };
107 opp-1056000000 {
108 opp-hz = /bits/ 64 <1056000000>;
109 opp-peak-kBps = <(960000 * 32)>;
110 };
111 opp-1171200000 {
112 opp-hz = /bits/ 64 <1171200000>;
113 opp-peak-kBps = <(1171200 * 32)>;
114 };
115 opp-1286400000 {
116 opp-hz = /bits/ 64 <1286400000>;
117 opp-peak-kBps = <(1286400 * 32)>;
118 };
119 opp-1401600000 {
120 opp-hz = /bits/ 64 <1401600000>;
121 opp-peak-kBps = <(1382400 * 32)>;
122 };
123 opp-1516800000 {
124 opp-hz = /bits/ 64 <1516800000>;
125 opp-peak-kBps = <(1497600 * 32)>;
126 };
127 opp-1632000000 {
128 opp-hz = /bits/ 64 <1632000000>;
129 opp-peak-kBps = <(1593600 * 32)>;
130 };
131 opp-1747200000 {
132 opp-hz = /bits/ 64 <1747200000>;
133 opp-peak-kBps = <(1593600 * 32)>;
134 };
135 opp-1862400000 {
136 opp-hz = /bits/ 64 <1862400000>;
137 opp-peak-kBps = <(1708800 * 32)>;
138 };
139 opp-1977600000 {
140 opp-hz = /bits/ 64 <1977600000>;
141 opp-peak-kBps = <(1708800 * 32)>;
142 };
143 opp-2073600000 {
144 opp-hz = /bits/ 64 <2073600000>;
145 opp-peak-kBps = <(1708800 * 32)>;
146 };
147 opp-2169600000 {
148 opp-hz = /bits/ 64 <2169600000>;
149 opp-peak-kBps = <(1708800 * 32)>;
150 };
151 opp-2284800000 {
152 opp-hz = /bits/ 64 <2284800000>;
153 opp-peak-kBps = <(1708800 * 32)>;
154 };
155 opp-2380800000 {
156 opp-hz = /bits/ 64 <2380800000>;
157 opp-peak-kBps = <(1708800 * 32)>;
158 };
159 opp-2496000000 {
160 opp-hz = /bits/ 64 <2496000000>;
161 opp-peak-kBps = <(1708800 * 32)>;
162 };
163 opp-2592000000 {
164 opp-hz = /bits/ 64 <2592000000>;
165 opp-peak-kBps = <(1708800 * 32)>;
166 };
167 };
168};
169
170&gpucc {
171 status = "disabled";
172};
173
174&gpu_smmu {
175 status = "disabled";
176};
177
178&pcie2a {
179 compatible = "qcom,pcie-sa8540p";
180
181 linux,pci-domain = <0>;
182
183 interrupts = <GIC_SPI 440 IRQ_TYPE_LEVEL_HIGH>;
184 interrupt-names = "msi";
185};
186
187&pcie2b {
188 compatible = "qcom,pcie-sa8540p";
189
190 linux,pci-domain = <1>;
191
192 interrupts = <GIC_SPI 263 IRQ_TYPE_LEVEL_HIGH>;
193 interrupt-names = "msi";
194};
195
196&pcie3a {
197 compatible = "qcom,pcie-sa8540p";
198 reg = <0x0 0x01c10000 0x0 0x3000>,
199 <0x0 0x40000000 0x0 0xf1d>,
200 <0x0 0x40000f20 0x0 0xa8>,
201 <0x0 0x40001000 0x0 0x1000>,
202 <0x0 0x40100000 0x0 0x100000>;
203 reg-names = "parf", "dbi", "elbi", "atu", "config";
204
205 ranges = <0x01000000 0x0 0x40200000 0x0 0x40200000 0x0 0x100000>,
206 <0x02000000 0x0 0x40300000 0x0 0x40300000 0x0 0x1d00000>;
207
208 linux,pci-domain = <2>;
209
210 interrupts = <GIC_SPI 567 IRQ_TYPE_LEVEL_HIGH>;
211 interrupt-names = "msi";
212
213 interrupt-map = <0 0 0 1 &intc 0 0 GIC_SPI 541 IRQ_TYPE_LEVEL_HIGH>,
214 <0 0 0 2 &intc 0 0 GIC_SPI 542 IRQ_TYPE_LEVEL_HIGH>,
215 <0 0 0 3 &intc 0 0 GIC_SPI 543 IRQ_TYPE_LEVEL_HIGH>,
216 <0 0 0 4 &intc 0 0 GIC_SPI 544 IRQ_TYPE_LEVEL_HIGH>;
217};
218
219&pcie3b {
220 compatible = "qcom,pcie-sa8540p";
221
222 linux,pci-domain = <3>;
223
224 interrupts = <GIC_SPI 565 IRQ_TYPE_LEVEL_HIGH>;
225 interrupt-names = "msi";
226};
227
228&pcie4 {
229 compatible = "qcom,pcie-sa8540p";
230
231 linux,pci-domain = <4>;
232
233 interrupts = <GIC_SPI 518 IRQ_TYPE_LEVEL_HIGH>;
234 interrupt-names = "msi";
235};
236
237&rpmhpd {
238 compatible = "qcom,sa8540p-rpmhpd";
239};