blob: 0f591e3c4ab5c71a49babc2e23a7de65cf55364a [file] [log] [blame]
Yuantian Tang92f18ff2019-04-10 16:43:34 +08001/* SPDX-License-Identifier: GPL-2.0+ */
2/*
Hou Zhiqiangce6e3912022-04-22 13:50:06 +05303 * Copyright 2019, 2021 NXP
Yuantian Tang92f18ff2019-04-10 16:43:34 +08004 */
5
6#ifndef __LS1028A_RDB_H
7#define __LS1028A_RDB_H
8
9#include "ls1028a_common.h"
10
Tom Rini8c70baa2021-12-14 13:36:40 -050011#define COUNTER_FREQUENCY_REAL (get_board_sys_clk() / 4)
Yuantian Tang92f18ff2019-04-10 16:43:34 +080012
Tom Rini6a5dccc2022-11-16 13:10:41 -050013#define CFG_SYS_RTC_BUS_NUM 0
Yuantian Tang92f18ff2019-04-10 16:43:34 +080014
15/* Store environment at top of flash */
Yuantian Tang92f18ff2019-04-10 16:43:34 +080016
Yuantian Tang92f18ff2019-04-10 16:43:34 +080017/*
18 * QIXIS Definitions
19 */
Yuantian Tang92f18ff2019-04-10 16:43:34 +080020
21#ifdef CONFIG_FSL_QIXIS
22#define QIXIS_BASE 0x7fb00000
23#define QIXIS_BASE_PHYS QIXIS_BASE
Tom Rini6a5dccc2022-11-16 13:10:41 -050024#define CFG_SYS_I2C_FPGA_ADDR 0x66
Yuantian Tang92f18ff2019-04-10 16:43:34 +080025#define QIXIS_LBMAP_SWITCH 2
26#define QIXIS_LBMAP_MASK 0xe0
27#define QIXIS_LBMAP_SHIFT 0x5
28#define QIXIS_LBMAP_DFLTBANK 0x00
29#define QIXIS_LBMAP_ALTBANK 0x00
30#define QIXIS_LBMAP_SD 0x00
31#define QIXIS_LBMAP_EMMC 0x00
Yuantian Tang3de4d1d2020-06-10 16:13:50 +080032#define QIXIS_LBMAP_XSPI 0x00
Yuantian Tang92f18ff2019-04-10 16:43:34 +080033#define QIXIS_RCW_SRC_SD 0xf8
34#define QIXIS_RCW_SRC_EMMC 0xf9
Yuantian Tang3de4d1d2020-06-10 16:13:50 +080035#define QIXIS_RCW_SRC_XSPI 0xff
Yuantian Tang92f18ff2019-04-10 16:43:34 +080036#define QIXIS_RST_CTL_RESET 0x31
37#define QIXIS_RCFG_CTL_RECONFIG_IDLE 0x10
38#define QIXIS_RCFG_CTL_RECONFIG_START 0x11
39#define QIXIS_RCFG_CTL_WATCHDOG_ENBLE 0x08
40#define QIXIS_RST_FORCE_MEM 0x01
41
Tom Rini6a5dccc2022-11-16 13:10:41 -050042#define CFG_SYS_FPGA_CSPR_EXT (0x0)
43#define CFG_SYS_FPGA_CSPR (CSPR_PHYS_ADDR(QIXIS_BASE_PHYS) | \
Yuantian Tang92f18ff2019-04-10 16:43:34 +080044 CSPR_PORT_SIZE_8 | \
45 CSPR_MSEL_GPCM | \
46 CSPR_V)
Tom Rini6a5dccc2022-11-16 13:10:41 -050047#define CFG_SYS_FPGA_CSOR (CSOR_NOR_ADM_SHIFT(4) | \
Yuantian Tang92f18ff2019-04-10 16:43:34 +080048 CSOR_NOR_NOR_MODE_AVD_NOR | \
49 CSOR_NOR_TRHZ_80)
50#endif
51
Yuantian Tang65fd69e2020-03-20 14:37:07 +080052/* Initial environment variables */
53#ifndef SPL_NO_ENV
Tom Rinic9edebe2022-12-04 10:03:50 -050054#undef CFG_EXTRA_ENV_SETTINGS
55#define CFG_EXTRA_ENV_SETTINGS \
Yuantian Tang65fd69e2020-03-20 14:37:07 +080056 "board=ls1028ardb\0" \
57 "hwconfig=fsl_ddr:bank_intlv=auto\0" \
58 "ramdisk_addr=0x800000\0" \
59 "ramdisk_size=0x2000000\0" \
60 "bootm_size=0x10000000\0" \
Yuantian Tang65fd69e2020-03-20 14:37:07 +080061 "kernel_addr=0x01000000\0" \
62 "scriptaddr=0x80000000\0" \
63 "scripthdraddr=0x80080000\0" \
64 "fdtheader_addr_r=0x80100000\0" \
65 "kernelheader_addr_r=0x80200000\0" \
66 "load_addr=0xa0000000\0" \
67 "kernel_addr_r=0x81000000\0" \
68 "fdt_addr_r=0x90000000\0" \
69 "ramdisk_addr_r=0xa0000000\0" \
70 "kernel_start=0x1000000\0" \
71 "kernelheader_start=0x600000\0" \
72 "kernel_load=0xa0000000\0" \
73 "kernel_size=0x2800000\0" \
74 "kernelheader_size=0x40000\0" \
75 "kernel_addr_sd=0x8000\0" \
76 "kernel_size_sd=0x14000\0" \
77 "kernelhdr_addr_sd=0x3000\0" \
78 "kernelhdr_size_sd=0x20\0" \
79 "console=ttyS0,115200\0" \
Yuantian Tang65fd69e2020-03-20 14:37:07 +080080 BOOTENV \
81 "boot_scripts=ls1028ardb_boot.scr\0" \
82 "boot_script_hdr=hdr_ls1028ardb_bs.out\0" \
83 "scan_dev_for_boot_part=" \
84 "part list ${devtype} ${devnum} devplist; " \
85 "env exists devplist || setenv devplist 1; " \
86 "for distro_bootpart in ${devplist}; do " \
87 "if fstype ${devtype} " \
88 "${devnum}:${distro_bootpart} " \
89 "bootfstype; then " \
90 "run scan_dev_for_boot; " \
91 "fi; " \
92 "done\0" \
Yuantian Tang65fd69e2020-03-20 14:37:07 +080093 "boot_a_script=" \
94 "load ${devtype} ${devnum}:${distro_bootpart} " \
95 "${scriptaddr} ${prefix}${script}; " \
96 "env exists secureboot && load ${devtype} " \
97 "${devnum}:${distro_bootpart} " \
98 "${scripthdraddr} ${prefix}${boot_script_hdr} " \
99 "&& esbc_validate ${scripthdraddr};" \
100 "source ${scriptaddr}\0" \
101 "xspi_bootcmd=echo Trying load from FlexSPI flash ...;" \
102 "sf probe 0:0 && sf read $load_addr " \
103 "$kernel_start $kernel_size ; env exists secureboot &&" \
104 "sf read $kernelheader_addr_r $kernelheader_start " \
105 "$kernelheader_size && esbc_validate ${kernelheader_addr_r}; "\
106 " bootm $load_addr#$board\0" \
107 "xspi_hdploadcmd=echo Trying load HDP firmware from FlexSPI...;" \
108 "sf probe 0:0 && sf read $load_addr 0x940000 0x30000 " \
109 "&& hdp load $load_addr 0x2000\0" \
110 "sd_bootcmd=echo Trying load from SD ...;" \
111 "mmc dev 0;mmcinfo; mmc read $load_addr " \
112 "$kernel_addr_sd $kernel_size_sd && " \
113 "env exists secureboot && mmc read $kernelheader_addr_r " \
114 "$kernelhdr_addr_sd $kernelhdr_size_sd " \
115 " && esbc_validate ${kernelheader_addr_r};" \
116 "bootm $load_addr#$board\0" \
117 "sd_hdploadcmd=echo Trying load HDP firmware from SD..;" \
118 "mmc dev 0;mmcinfo;mmc read $load_addr 0x4a00 0x200 " \
119 "&& hdp load $load_addr 0x2000\0" \
120 "emmc_bootcmd=echo Trying load from EMMC ..;" \
121 "mmc dev 1;mmcinfo; mmc read $load_addr " \
122 "$kernel_addr_sd $kernel_size_sd && " \
123 "env exists secureboot && mmc read $kernelheader_addr_r " \
124 "$kernelhdr_addr_sd $kernelhdr_size_sd " \
125 " && esbc_validate ${kernelheader_addr_r};" \
126 "bootm $load_addr#$board\0" \
127 "emmc_hdploadcmd=echo Trying load HDP firmware from EMMC..;" \
128 "mmc dev 1;mmcinfo;mmc read $load_addr 0x4a00 0x200 " \
129 "&& hdp load $load_addr 0x2000\0"
130#endif
Yuantian Tang92f18ff2019-04-10 16:43:34 +0800131#endif /* __LS1028A_RDB_H */