Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 56d9cb117f03010b32a2dfaa4471d9767cd129a0 / . / configs / nyan-big_defconfig
blob: 4f31c1c2203931759d431f9f204578f1b1147c89 [file] [log] [blame]
Masahiro Yamadad5f8fee2015-03-12 13:24:39 +0900[diff] [blame]1CONFIG_ARM=y
2CONFIG_TEGRA=y
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]3CONFIG_SPL_DM=y
Masahiro Yamadad5f8fee2015-03-12 13:24:39 +0900[diff] [blame]4CONFIG_TEGRA124=y
5CONFIG_TARGET_NYAN_BIG=y
Allen Martina142ac72014-12-04 06:36:30 -0700[diff] [blame]6CONFIG_DEFAULT_DEVICE_TREE="tegra124-nyan-big"
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]7CONFIG_SYS_PROMPT="Tegra124 (Nyan-big) # "
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]8# CONFIG_CMD_IMI is not set
9# CONFIG_CMD_IMLS is not set
10# CONFIG_CMD_FLASH is not set
11# CONFIG_CMD_FPGA is not set
12# CONFIG_CMD_SETEXPR is not set
13# CONFIG_CMD_NFS is not set
Simon Glass1e823cf2015-08-22 18:31:44 -0600[diff] [blame]14CONFIG_CMD_TPM=y
15CONFIG_CMD_TPM_TEST=y
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]16CONFIG_CROS_EC_KEYB=y
Joe Hershberger17491a82015-06-22 16:15:29 -0500[diff] [blame]17CONFIG_CMD_CROS_EC=y
Simon Glass3aa5d4a2015-06-05 14:39:34 -0600[diff] [blame]18CONFIG_CROS_EC=y
19CONFIG_CROS_EC_SPI=y
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]20CONFIG_SPI_FLASH=y
21CONFIG_TEGRA114_SPI=y
Simon Glass1e823cf2015-08-22 18:31:44 -0600[diff] [blame]22CONFIG_DM_TPM=y
Christophe Ricard8759ff82015-10-06 22:54:41 +0200[diff] [blame]23CONFIG_TPM_TIS_INFINEON=y
Joe Hershberger17491a82015-06-22 16:15:29 -0500[diff] [blame]24CONFIG_USB=y
25CONFIG_DM_USB=y
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]26CONFIG_DISPLAY_PORT=y
27CONFIG_VIDEO_TEGRA124=y
Joe Hershberger17491a82015-06-22 16:15:29 -0500[diff] [blame]28CONFIG_USE_PRIVATE_LIBGCC=y
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]29CONFIG_TPM=y