blob: 926ba9918c890b211a42b3fdef46a9612375fa0a [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Hannes Petermaierfb003662014-02-07 08:07:36 +01002/*
3 * bur_am335x_common.h
4 *
5 * common parts used by B&R AM335x based boards
6 *
Hannes Schmelzer27bf4412016-02-19 12:09:45 +01007 * Copyright (C) 2016 Hannes Schmelzer <oe5hpm@oevsv.at> -
Hannes Petermaierfb003662014-02-07 08:07:36 +01008 * Bernecker & Rainer Industrieelektronik GmbH - http://www.br-automation.com
Hannes Petermaierfb003662014-02-07 08:07:36 +01009 */
10
11#ifndef __BUR_AM335X_COMMON_H__
12#define __BUR_AM335X_COMMON_H__
13/* ------------------------------------------------------------------------- */
Hannes Schmelzer5639eeb2018-07-06 15:41:28 +020014
15/* legacy #defines for non DM bur-board */
16#ifndef CONFIG_DM
17#define CONFIG_SYS_NS16550_SERIAL
18#define CONFIG_SYS_NS16550_REG_SIZE (-4)
19#define CONFIG_SYS_NS16550_CLK (48000000)
20#define CONFIG_SYS_NS16550_COM1 0x44e09000
21
22#define CONFIG_I2C
23#define CONFIG_SYS_I2C
24
25#endif /* CONFIG_DM */
26
Hannes Petermaierfb003662014-02-07 08:07:36 +010027#define CONFIG_MAX_RAM_BANK_SIZE (1024 << 20) /* 1GB */
28
29/* Timer information */
30#define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
31#define CONFIG_SYS_TIMERBASE 0x48040000 /* Use Timer2 */
Hannes Petermaierfb003662014-02-07 08:07:36 +010032#define CONFIG_POWER_TPS65217
33
Hannes Petermaierfb003662014-02-07 08:07:36 +010034#include <asm/arch/omap.h>
35
Hannes Petermaierfb003662014-02-07 08:07:36 +010036/*
37 * SPL related defines. The Public RAM memory map the ROM defines the
38 * area between 0x402F0400 and 0x4030B800 as a download area and
39 * 0x4030B800 to 0x4030CE00 as a public stack area. The ROM also
40 * supports X-MODEM loading via UART, and we leverage this and then use
Tom Rinicfff4aa2016-08-26 13:30:43 -040041 * Y-MODEM to load u-boot.img, when booted over UART. We must also include
42 * the scratch space that U-Boot uses in SRAM.
Hannes Petermaierfb003662014-02-07 08:07:36 +010043 */
44#define CONFIG_SPL_TEXT_BASE 0x402F0400
Tom Rinicfff4aa2016-08-26 13:30:43 -040045#define CONFIG_SPL_MAX_SIZE (SRAM_SCRATCH_SPACE_ADDR - \
46 CONFIG_SPL_TEXT_BASE)
Hannes Petermaierfb003662014-02-07 08:07:36 +010047
48/*
49 * Since SPL did pll and ddr initialization for us,
50 * we don't need to do it twice.
51 */
52#if !defined(CONFIG_SPL_BUILD) && !defined(CONFIG_NOR_BOOT)
53#define CONFIG_SKIP_LOWLEVEL_INIT
54#endif /* !CONFIG_SPL_BUILD, ... */
55/*
56 * Our DDR memory always starts at 0x80000000 and U-Boot shall have
57 * relocated itself to higher in memory by the time this value is used.
58 */
59#define CONFIG_SYS_LOAD_ADDR 0x80000000
60/*
61 * ----------------------------------------------------------------------------
62 * DDR information. We say (for simplicity) that we have 1 bank,
63 * always, even when we have more. We always start at 0x80000000,
64 * and we place the initial stack pointer in our SRAM.
65 */
66#define CONFIG_NR_DRAM_BANKS 1
67#define CONFIG_SYS_SDRAM_BASE 0x80000000
68#define CONFIG_SYS_INIT_SP_ADDR (NON_SECURE_SRAM_END - \
69 GENERATED_GBL_DATA_SIZE)
70
Hannes Petermaierfb003662014-02-07 08:07:36 +010071/*
72 * Our platforms make use of SPL to initalize the hardware (primarily
73 * memory) enough for full U-Boot to be loaded. We also support Falcon
74 * Mode so that the Linux kernel can be booted directly from SPL
75 * instead, if desired. We make use of the general SPL framework found
76 * under common/spl/. Given our generally common memory map, we set a
77 * number of related defaults and sizes here.
78 */
Hannes Petermaierfb003662014-02-07 08:07:36 +010079/*
80 * Place the image at the start of the ROM defined image space.
81 * We limit our size to the ROM-defined downloaded image area, and use the
82 * rest of the space for stack. We load U-Boot itself into memory at
83 * 0x80800000 for legacy reasons (to not conflict with older SPLs). We
84 * have our BSS be placed 1MiB after this, to allow for the default
85 * Linux kernel address of 0x80008000 to work, in the Falcon Mode case.
86 * We have the SPL malloc pool at the end of the BSS area.
87 *
88 * ----------------------------------------------------------------------------
89 */
Hannes Petermaierfb003662014-02-07 08:07:36 +010090#define CONFIG_SPL_BSS_START_ADDR 0x80A00000
91#define CONFIG_SPL_BSS_MAX_SIZE 0x80000 /* 512 KB */
92#define CONFIG_SYS_SPL_MALLOC_START (CONFIG_SPL_BSS_START_ADDR + \
93 CONFIG_SPL_BSS_MAX_SIZE)
94#define CONFIG_SYS_SPL_MALLOC_SIZE CONFIG_SYS_MALLOC_LEN
95
96/* General parts of the framework, required. */
Hannes Petermaierfb003662014-02-07 08:07:36 +010097
98#endif /* ! __BUR_AM335X_COMMON_H__ */