blob: 5cf2aec11a7cbe45f26f21b59198428f39feffc0 [file] [log] [blame]
Jagan Teki783acfd2020-01-09 14:22:17 +05301/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
2/*
3 * (C) Copyright 2019 Amarula Solutions.
4 * Author: Jagan Teki <jagan@amarulasolutions.com>
5 */
6
7#ifndef _ROCKCHIP_CLOCK_H
8#define _ROCKCHIP_CLOCK_H
9
10#if defined(CONFIG_ROCKCHIP_RK3288)
11# include <asm/arch-rockchip/cru_rk3288.h>
12#elif defined(CONFIG_ROCKCHIP_RK3399)
13# include <asm/arch-rockchip/cru_rk3399.h>
14#endif
15
Jagan Teki4fe57d22020-01-09 14:22:18 +053016/* CRU_GLB_RST_ST */
17enum {
18 GLB_POR_RST,
19 FST_GLB_RST_ST = BIT(0),
20 SND_GLB_RST_ST = BIT(1),
21 FST_GLB_TSADC_RST_ST = BIT(2),
22 SND_GLB_TSADC_RST_ST = BIT(3),
23 FST_GLB_WDT_RST_ST = BIT(4),
24 SND_GLB_WDT_RST_ST = BIT(5),
25 GLB_RST_ST_MASK = GENMASK(5, 0),
26};
27
Jagan Teki783acfd2020-01-09 14:22:17 +053028#define MHz 1000000
29
30#endif /* _ROCKCHIP_CLOCK_H */