blob: 6475b3e2aff5e3594b2d4c23184d908c0199e8de [file] [log] [blame]
Alper Nebi Yasak53f20332020-10-22 22:43:13 +03001// SPDX-License-Identifier: GPL-2.0
Simon Glasse421bb82016-01-21 19:45:05 -07002/*
3 * Copyright (c) 2015 Google, Inc
4 * Copyright 2014 Rockchip Inc.
Simon Glasse421bb82016-01-21 19:45:05 -07005 */
6
7#include <common.h>
8#include <clk.h>
9#include <display.h>
10#include <dm.h>
11#include <edid.h>
Simon Glass0f2af882020-05-10 11:40:05 -060012#include <log.h>
Simon Glasse421bb82016-01-21 19:45:05 -070013#include <regmap.h>
14#include <syscon.h>
15#include <video.h>
16#include <asm/gpio.h>
Simon Glasse421bb82016-01-21 19:45:05 -070017#include <asm/io.h>
Kever Yang9fbe17c2019-03-28 11:01:23 +080018#include <asm/arch-rockchip/clock.h>
19#include <asm/arch-rockchip/edp_rk3288.h>
20#include <asm/arch-rockchip/vop_rk3288.h>
Simon Glasse421bb82016-01-21 19:45:05 -070021#include <dm/device-internal.h>
22#include <dm/uclass-internal.h>
Simon Glass4dcacfc2020-05-10 11:40:13 -060023#include <linux/bitops.h>
Simon Glassd66c5f72020-02-03 07:36:15 -070024#include <linux/err.h>
Simon Glasse421bb82016-01-21 19:45:05 -070025#include <power/regulator.h>
Philipp Tomsicha354c2d2017-05-31 17:59:30 +020026#include "rk_vop.h"
Simon Glasse421bb82016-01-21 19:45:05 -070027
28DECLARE_GLOBAL_DATA_PTR;
29
Philipp Tomsicha354c2d2017-05-31 17:59:30 +020030enum vop_pol {
31 HSYNC_POSITIVE = 0,
32 VSYNC_POSITIVE = 1,
33 DEN_NEGATIVE = 2,
34 DCLK_INVERT = 3
Simon Glasse421bb82016-01-21 19:45:05 -070035};
36
Philipp Tomsicha354c2d2017-05-31 17:59:30 +020037static void rkvop_enable(struct rk3288_vop *regs, ulong fbbase,
38 int fb_bits_per_pixel,
39 const struct display_timing *edid)
Simon Glasse421bb82016-01-21 19:45:05 -070040{
41 u32 lb_mode;
42 u32 rgb_mode;
43 u32 hactive = edid->hactive.typ;
44 u32 vactive = edid->vactive.typ;
45
46 writel(V_ACT_WIDTH(hactive - 1) | V_ACT_HEIGHT(vactive - 1),
47 &regs->win0_act_info);
48
49 writel(V_DSP_XST(edid->hsync_len.typ + edid->hback_porch.typ) |
50 V_DSP_YST(edid->vsync_len.typ + edid->vback_porch.typ),
51 &regs->win0_dsp_st);
52
53 writel(V_DSP_WIDTH(hactive - 1) |
54 V_DSP_HEIGHT(vactive - 1),
55 &regs->win0_dsp_info);
56
57 clrsetbits_le32(&regs->win0_color_key, M_WIN0_KEY_EN | M_WIN0_KEY_COLOR,
58 V_WIN0_KEY_EN(0) | V_WIN0_KEY_COLOR(0));
59
60 switch (fb_bits_per_pixel) {
61 case 16:
62 rgb_mode = RGB565;
63 writel(V_RGB565_VIRWIDTH(hactive), &regs->win0_vir);
64 break;
65 case 24:
66 rgb_mode = RGB888;
67 writel(V_RGB888_VIRWIDTH(hactive), &regs->win0_vir);
68 break;
69 case 32:
70 default:
71 rgb_mode = ARGB8888;
72 writel(V_ARGB888_VIRWIDTH(hactive), &regs->win0_vir);
73 break;
74 }
75
76 if (hactive > 2560)
77 lb_mode = LB_RGB_3840X2;
78 else if (hactive > 1920)
79 lb_mode = LB_RGB_2560X4;
80 else if (hactive > 1280)
81 lb_mode = LB_RGB_1920X5;
82 else
83 lb_mode = LB_RGB_1280X8;
84
85 clrsetbits_le32(&regs->win0_ctrl0,
86 M_WIN0_LB_MODE | M_WIN0_DATA_FMT | M_WIN0_EN,
87 V_WIN0_LB_MODE(lb_mode) | V_WIN0_DATA_FMT(rgb_mode) |
88 V_WIN0_EN(1));
89
90 writel(fbbase, &regs->win0_yrgb_mst);
91 writel(0x01, &regs->reg_cfg_done); /* enable reg config */
92}
93
Philipp Tomsicha354c2d2017-05-31 17:59:30 +020094static void rkvop_set_pin_polarity(struct udevice *dev,
95 enum vop_modes mode, u32 polarity)
Simon Glasse421bb82016-01-21 19:45:05 -070096{
Philipp Tomsicha354c2d2017-05-31 17:59:30 +020097 struct rkvop_driverdata *ops =
98 (struct rkvop_driverdata *)dev_get_driver_data(dev);
99
100 if (ops->set_pin_polarity)
101 ops->set_pin_polarity(dev, mode, polarity);
102}
103
104static void rkvop_enable_output(struct udevice *dev, enum vop_modes mode)
105{
106 struct rk_vop_priv *priv = dev_get_priv(dev);
107 struct rk3288_vop *regs = priv->regs;
Simon Glasse421bb82016-01-21 19:45:05 -0700108
Simon Glassd7429502017-05-31 17:57:29 -0600109 /* remove from standby */
110 clrbits_le32(&regs->sys_ctrl, V_STANDBY_EN(1));
111
Simon Glasse421bb82016-01-21 19:45:05 -0700112 switch (mode) {
113 case VOP_MODE_HDMI:
114 clrsetbits_le32(&regs->sys_ctrl, M_ALL_OUT_EN,
115 V_HDMI_OUT_EN(1));
116 break;
Philipp Tomsicha354c2d2017-05-31 17:59:30 +0200117
Simon Glasse421bb82016-01-21 19:45:05 -0700118 case VOP_MODE_EDP:
Simon Glasse421bb82016-01-21 19:45:05 -0700119 clrsetbits_le32(&regs->sys_ctrl, M_ALL_OUT_EN,
120 V_EDP_OUT_EN(1));
121 break;
Philipp Tomsicha354c2d2017-05-31 17:59:30 +0200122
Jagan Teki5023ade2020-04-02 17:11:22 +0530123#if defined(CONFIG_ROCKCHIP_RK3288)
Jacob Chen0b6aee42016-03-14 11:20:18 +0800124 case VOP_MODE_LVDS:
125 clrsetbits_le32(&regs->sys_ctrl, M_ALL_OUT_EN,
126 V_RGB_OUT_EN(1));
127 break;
Jagan Teki5023ade2020-04-02 17:11:22 +0530128#endif
Philipp Tomsicha354c2d2017-05-31 17:59:30 +0200129
Eric Gao0f494072017-05-02 18:23:52 +0800130 case VOP_MODE_MIPI:
131 clrsetbits_le32(&regs->sys_ctrl, M_ALL_OUT_EN,
132 V_MIPI_OUT_EN(1));
Philipp Tomsicha354c2d2017-05-31 17:59:30 +0200133 break;
134
135 default:
136 debug("%s: unsupported output mode %x\n", __func__, mode);
Simon Glasse421bb82016-01-21 19:45:05 -0700137 }
Philipp Tomsicha354c2d2017-05-31 17:59:30 +0200138}
Simon Glasse421bb82016-01-21 19:45:05 -0700139
Philipp Tomsicha354c2d2017-05-31 17:59:30 +0200140static void rkvop_mode_set(struct udevice *dev,
141 const struct display_timing *edid,
142 enum vop_modes mode)
143{
144 struct rk_vop_priv *priv = dev_get_priv(dev);
145 struct rk3288_vop *regs = priv->regs;
146 struct rkvop_driverdata *data =
147 (struct rkvop_driverdata *)dev_get_driver_data(dev);
Jacob Chen0b6aee42016-03-14 11:20:18 +0800148
Philipp Tomsicha354c2d2017-05-31 17:59:30 +0200149 u32 hactive = edid->hactive.typ;
150 u32 vactive = edid->vactive.typ;
151 u32 hsync_len = edid->hsync_len.typ;
152 u32 hback_porch = edid->hback_porch.typ;
153 u32 vsync_len = edid->vsync_len.typ;
154 u32 vback_porch = edid->vback_porch.typ;
155 u32 hfront_porch = edid->hfront_porch.typ;
156 u32 vfront_porch = edid->vfront_porch.typ;
157 int mode_flags;
158 u32 pin_polarity;
159
160 pin_polarity = BIT(DCLK_INVERT);
161 if (edid->flags & DISPLAY_FLAGS_HSYNC_HIGH)
162 pin_polarity |= BIT(HSYNC_POSITIVE);
163 if (edid->flags & DISPLAY_FLAGS_VSYNC_HIGH)
164 pin_polarity |= BIT(VSYNC_POSITIVE);
165
166 rkvop_set_pin_polarity(dev, mode, pin_polarity);
167 rkvop_enable_output(dev, mode);
Simon Glasse421bb82016-01-21 19:45:05 -0700168
Philipp Tomsicha354c2d2017-05-31 17:59:30 +0200169 mode_flags = 0; /* RGB888 */
170 if ((data->features & VOP_FEATURE_OUTPUT_10BIT) &&
171 (mode == VOP_MODE_HDMI || mode == VOP_MODE_EDP))
172 mode_flags = 15; /* RGBaaa */
173
174 clrsetbits_le32(&regs->dsp_ctrl0, M_DSP_OUT_MODE,
175 V_DSP_OUT_MODE(mode_flags));
Simon Glasse421bb82016-01-21 19:45:05 -0700176
177 writel(V_HSYNC(hsync_len) |
178 V_HORPRD(hsync_len + hback_porch + hactive + hfront_porch),
179 &regs->dsp_htotal_hs_end);
180
181 writel(V_HEAP(hsync_len + hback_porch + hactive) |
182 V_HASP(hsync_len + hback_porch),
183 &regs->dsp_hact_st_end);
184
185 writel(V_VSYNC(vsync_len) |
186 V_VERPRD(vsync_len + vback_porch + vactive + vfront_porch),
187 &regs->dsp_vtotal_vs_end);
188
189 writel(V_VAEP(vsync_len + vback_porch + vactive)|
190 V_VASP(vsync_len + vback_porch),
191 &regs->dsp_vact_st_end);
192
193 writel(V_HEAP(hsync_len + hback_porch + hactive) |
194 V_HASP(hsync_len + hback_porch),
195 &regs->post_dsp_hact_info);
196
197 writel(V_VAEP(vsync_len + vback_porch + vactive)|
198 V_VASP(vsync_len + vback_porch),
199 &regs->post_dsp_vact_info);
200
201 writel(0x01, &regs->reg_cfg_done); /* enable reg config */
202}
203
204/**
205 * rk_display_init() - Try to enable the given display device
206 *
207 * This function performs many steps:
208 * - Finds the display device being referenced by @ep_node
209 * - Puts the VOP's ID into its uclass platform data
210 * - Probes the device to set it up
211 * - Reads the EDID timing information
212 * - Sets up the VOP clocks, etc. for the selected pixel clock and display mode
213 * - Enables the display (the display device handles this and will do different
214 * things depending on the display type)
215 * - Tells the uclass about the display resolution so that the console will
216 * appear correctly
217 *
218 * @dev: VOP device that we want to connect to the display
219 * @fbbase: Frame buffer address
Simon Glasse421bb82016-01-21 19:45:05 -0700220 * @ep_node: Device tree node to process - this is the offset of an endpoint
221 * node within the VOP's 'port' list.
222 * @return 0 if OK, -ve if something went wrong
223 */
Philipp Tomsich13b016d2018-02-23 17:38:52 +0100224static int rk_display_init(struct udevice *dev, ulong fbbase, ofnode ep_node)
Simon Glasse421bb82016-01-21 19:45:05 -0700225{
226 struct video_priv *uc_priv = dev_get_uclass_priv(dev);
Simon Glasse421bb82016-01-21 19:45:05 -0700227 struct rk_vop_priv *priv = dev_get_priv(dev);
228 int vop_id, remote_vop_id;
229 struct rk3288_vop *regs = priv->regs;
230 struct display_timing timing;
231 struct udevice *disp;
Philipp Tomsich13b016d2018-02-23 17:38:52 +0100232 int ret;
233 u32 remote_phandle;
Simon Glasse421bb82016-01-21 19:45:05 -0700234 struct display_plat *disp_uc_plat;
Stephen Warrena9622432016-06-17 09:44:00 -0600235 struct clk clk;
Eric Gao58791c32017-05-02 18:23:53 +0800236 enum video_log2_bpp l2bpp;
Philipp Tomsich13b016d2018-02-23 17:38:52 +0100237 ofnode remote;
Simon Glasse421bb82016-01-21 19:45:05 -0700238
Philipp Tomsich13b016d2018-02-23 17:38:52 +0100239 debug("%s(%s, %lu, %s)\n", __func__,
240 dev_read_name(dev), fbbase, ofnode_get_name(ep_node));
241
242 vop_id = ofnode_read_s32_default(ep_node, "reg", -1);
Simon Glasse421bb82016-01-21 19:45:05 -0700243 debug("vop_id=%d\n", vop_id);
Philipp Tomsich13b016d2018-02-23 17:38:52 +0100244 ret = ofnode_read_u32(ep_node, "remote-endpoint", &remote_phandle);
245 if (ret)
246 return ret;
247
248 remote = ofnode_get_by_phandle(remote_phandle);
249 if (!ofnode_valid(remote))
Simon Glasse421bb82016-01-21 19:45:05 -0700250 return -EINVAL;
Philipp Tomsich13b016d2018-02-23 17:38:52 +0100251 remote_vop_id = ofnode_read_u32_default(remote, "reg", -1);
Simon Glasse421bb82016-01-21 19:45:05 -0700252 debug("remote vop_id=%d\n", remote_vop_id);
253
Philipp Tomsich13b016d2018-02-23 17:38:52 +0100254 /*
255 * The remote-endpoint references into a subnode of the encoder
256 * (i.e. HDMI, MIPI, etc.) with the DTS looking something like
257 * the following (assume 'hdmi_in_vopl' to be referenced):
258 *
259 * hdmi: hdmi@ff940000 {
260 * ports {
261 * hdmi_in: port {
262 * hdmi_in_vopb: endpoint@0 { ... };
263 * hdmi_in_vopl: endpoint@1 { ... };
264 * }
265 * }
266 * }
267 *
268 * The original code had 3 steps of "walking the parent", but
269 * a much better (as in: less likely to break if the DTS
270 * changes) way of doing this is to "find the enclosing device
271 * of UCLASS_DISPLAY".
272 */
273 while (ofnode_valid(remote)) {
274 remote = ofnode_get_parent(remote);
275 if (!ofnode_valid(remote)) {
276 debug("%s(%s): no UCLASS_DISPLAY for remote-endpoint\n",
277 __func__, dev_read_name(dev));
278 return -EINVAL;
279 }
Simon Glasse421bb82016-01-21 19:45:05 -0700280
Philipp Tomsich13b016d2018-02-23 17:38:52 +0100281 uclass_find_device_by_ofnode(UCLASS_DISPLAY, remote, &disp);
282 if (disp)
283 break;
284 };
Simon Glasse421bb82016-01-21 19:45:05 -0700285
286 disp_uc_plat = dev_get_uclass_platdata(disp);
287 debug("Found device '%s', disp_uc_priv=%p\n", disp->name, disp_uc_plat);
Simon Glass86ad1b62016-11-13 14:22:08 -0700288 if (display_in_use(disp)) {
289 debug(" - device in use\n");
290 return -EBUSY;
291 }
292
Simon Glasse421bb82016-01-21 19:45:05 -0700293 disp_uc_plat->source_id = remote_vop_id;
294 disp_uc_plat->src_dev = dev;
295
296 ret = device_probe(disp);
297 if (ret) {
298 debug("%s: device '%s' display won't probe (ret=%d)\n",
299 __func__, dev->name, ret);
300 return ret;
301 }
302
303 ret = display_read_timing(disp, &timing);
304 if (ret) {
305 debug("%s: Failed to read timings\n", __func__);
306 return ret;
307 }
308
Simon Glass25891bc2016-11-13 14:21:56 -0700309 ret = clk_get_by_index(dev, 1, &clk);
Stephen Warrena9622432016-06-17 09:44:00 -0600310 if (!ret)
311 ret = clk_set_rate(&clk, timing.pixelclock.typ);
Eric Gao9ada0e62017-05-02 18:23:51 +0800312 if (IS_ERR_VALUE(ret)) {
Simon Glasse421bb82016-01-21 19:45:05 -0700313 debug("%s: Failed to set pixel clock: ret=%d\n", __func__, ret);
314 return ret;
315 }
316
Eric Gao58791c32017-05-02 18:23:53 +0800317 /* Set bitwidth for vop display according to vop mode */
318 switch (vop_id) {
319 case VOP_MODE_EDP:
Jagan Teki5023ade2020-04-02 17:11:22 +0530320#if defined(CONFIG_ROCKCHIP_RK3288)
Eric Gao58791c32017-05-02 18:23:53 +0800321 case VOP_MODE_LVDS:
Jagan Teki5023ade2020-04-02 17:11:22 +0530322#endif
Eric Gao58791c32017-05-02 18:23:53 +0800323 l2bpp = VIDEO_BPP16;
324 break;
Philipp Tomsicha354c2d2017-05-31 17:59:30 +0200325 case VOP_MODE_HDMI:
Eric Gao58791c32017-05-02 18:23:53 +0800326 case VOP_MODE_MIPI:
327 l2bpp = VIDEO_BPP32;
328 break;
329 default:
330 l2bpp = VIDEO_BPP16;
331 }
Simon Glasse421bb82016-01-21 19:45:05 -0700332
Philipp Tomsicha354c2d2017-05-31 17:59:30 +0200333 rkvop_mode_set(dev, &timing, vop_id);
Simon Glasse421bb82016-01-21 19:45:05 -0700334 rkvop_enable(regs, fbbase, 1 << l2bpp, &timing);
335
336 ret = display_enable(disp, 1 << l2bpp, &timing);
337 if (ret)
338 return ret;
339
340 uc_priv->xsize = timing.hactive.typ;
341 uc_priv->ysize = timing.vactive.typ;
342 uc_priv->bpix = l2bpp;
343 debug("fb=%lx, size=%d %d\n", fbbase, uc_priv->xsize, uc_priv->ysize);
344
345 return 0;
346}
347
Philipp Tomsicha354c2d2017-05-31 17:59:30 +0200348void rk_vop_probe_regulators(struct udevice *dev,
349 const char * const *names, int cnt)
350{
351 int i, ret;
352 const char *name;
353 struct udevice *reg;
354
355 for (i = 0; i < cnt; ++i) {
356 name = names[i];
357 debug("%s: probing regulator '%s'\n", dev->name, name);
358
359 ret = regulator_autoset_by_name(name, &reg);
360 if (!ret)
361 ret = regulator_set_enable(reg, true);
362 }
363}
364
365int rk_vop_probe(struct udevice *dev)
Simon Glasse421bb82016-01-21 19:45:05 -0700366{
367 struct video_uc_platdata *plat = dev_get_uclass_platdata(dev);
Simon Glasse421bb82016-01-21 19:45:05 -0700368 struct rk_vop_priv *priv = dev_get_priv(dev);
Philipp Tomsicha354c2d2017-05-31 17:59:30 +0200369 int ret = 0;
Philipp Tomsich13b016d2018-02-23 17:38:52 +0100370 ofnode port, node;
Simon Glasse421bb82016-01-21 19:45:05 -0700371
372 /* Before relocation we don't need to do anything */
373 if (!(gd->flags & GD_FLG_RELOC))
374 return 0;
375
Philipp Tomsich13b016d2018-02-23 17:38:52 +0100376 priv->regs = (struct rk3288_vop *)dev_read_addr(dev);
Simon Glasse421bb82016-01-21 19:45:05 -0700377
Simon Glasse421bb82016-01-21 19:45:05 -0700378 /*
379 * Try all the ports until we find one that works. In practice this
380 * tries EDP first if available, then HDMI.
Simon Glass86ad1b62016-11-13 14:22:08 -0700381 *
382 * Note that rockchip_vop_set_clk() always uses NPLL as the source
383 * clock so it is currently not possible to use more than one display
384 * device simultaneously.
Simon Glasse421bb82016-01-21 19:45:05 -0700385 */
Philipp Tomsich13b016d2018-02-23 17:38:52 +0100386 port = dev_read_subnode(dev, "port");
387 if (!ofnode_valid(port)) {
388 debug("%s(%s): 'port' subnode not found\n",
389 __func__, dev_read_name(dev));
Simon Glasse421bb82016-01-21 19:45:05 -0700390 return -EINVAL;
Philipp Tomsich13b016d2018-02-23 17:38:52 +0100391 }
392
393 for (node = ofnode_first_subnode(port);
394 ofnode_valid(node);
395 node = dev_read_next_subnode(node)) {
Eric Gao58791c32017-05-02 18:23:53 +0800396 ret = rk_display_init(dev, plat->base, node);
Simon Glasse421bb82016-01-21 19:45:05 -0700397 if (ret)
398 debug("Device failed: ret=%d\n", ret);
399 if (!ret)
400 break;
401 }
Simon Glass773ca822016-05-14 14:03:01 -0600402 video_set_flush_dcache(dev, 1);
Simon Glasse421bb82016-01-21 19:45:05 -0700403
404 return ret;
405}
406
Philipp Tomsicha354c2d2017-05-31 17:59:30 +0200407int rk_vop_bind(struct udevice *dev)
Simon Glasse421bb82016-01-21 19:45:05 -0700408{
409 struct video_uc_platdata *plat = dev_get_uclass_platdata(dev);
410
Philipp Tomsichd3a58262017-05-31 17:59:29 +0200411 plat->size = 4 * (CONFIG_VIDEO_ROCKCHIP_MAX_XRES *
412 CONFIG_VIDEO_ROCKCHIP_MAX_YRES);
Simon Glasse421bb82016-01-21 19:45:05 -0700413
414 return 0;
415}