blob: dfc8967d2997be48859c1197c07f1823af9f866e [file] [log] [blame]
Michael Schwingen6c3297e2008-01-16 19:51:55 +01001/*
2 * (C) Copyright 2007
3 * Michael Schwingen, michael@schwingen.org
4 *
5 * Configuration settings for the AcTux-3 board.
6 *
7 * See file CREDITS for list of people who contributed to this
8 * project.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 * MA 02111-1307 USA
24 */
25
26#ifndef __CONFIG_H
27#define __CONFIG_H
28
29#define CONFIG_IXP425 1
30#define CONFIG_ACTUX3 1
31
32#define CONFIG_DISPLAY_CPUINFO 1
33#define CONFIG_DISPLAY_BOARDINFO 1
34
35#define CFG_IXP425_CONSOLE IXP425_UART2
36#define CONFIG_BAUDRATE 115200
37#define CONFIG_BOOTDELAY 3
38#define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */
39
40/***************************************************************
41 * U-boot generic defines start here.
42 ***************************************************************/
43#undef CONFIG_USE_IRQ
44
45/* Size of malloc() pool */
46#define CFG_MALLOC_LEN (CFG_ENV_SIZE + 128*1024)
47/* size in bytes reserved for initial data */
48#define CFG_GBL_DATA_SIZE 128
49
50/* allow to overwrite serial and ethaddr */
51#define CONFIG_ENV_OVERWRITE
52
53/* Command line configuration. */
54#include <config_cmd_default.h>
55
56#define CONFIG_CMD_ELF
57
58#define CONFIG_BOOTCOMMAND "run boot_flash"
59/* enable passing of ATAGs */
60#define CONFIG_CMDLINE_TAG 1
61#define CONFIG_SETUP_MEMORY_TAGS 1
62#define CONFIG_INITRD_TAG 1
63#define CONFIG_REVISION_TAG 1
64
65#if defined(CONFIG_CMD_KGDB)
66# define CONFIG_KGDB_BAUDRATE 230400
67/* which serial port to use */
68# define CONFIG_KGDB_SER_INDEX 1
69#endif
70
71/* Miscellaneous configurable options */
72#define CFG_LONGHELP
73#define CFG_PROMPT "=> "
74/* Console I/O Buffer Size */
75#define CFG_CBSIZE 256
76/* Print Buffer Size */
77#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16)
78/* max number of command args */
79#define CFG_MAXARGS 16
80/* Boot Argument Buffer Size */
81#define CFG_BARGSIZE CFG_CBSIZE
82
83#define CFG_MEMTEST_START 0x00400000
84#define CFG_MEMTEST_END 0x00800000
85
86/* everything, incl board info, in Hz */
87#undef CFG_CLKS_IN_HZ
88/* spec says 66.666 MHz, but it appears to be 33 */
89#define CFG_HZ 3333333
90
91/* default load address */
92#define CFG_LOAD_ADDR 0x00010000
93
94/* valid baudrates */
95#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, \
96 115200, 230400 }
97#define CONFIG_SERIAL_RTS_ACTIVE 1
98
99/*
100 * Stack sizes
101 *
102 * The stack sizes are set up in start.S using the settings below
103 */
104#define CONFIG_STACKSIZE (128*1024) /* regular stack */
105#ifdef CONFIG_USE_IRQ
106# define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
107# define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
108#endif
109
110/* Expansion bus settings */
111#define CFG_EXP_CS0 0xbd113442
112
113/* SDRAM settings */
114#define CONFIG_NR_DRAM_BANKS 1
115#define PHYS_SDRAM_1 0x00000000
116#define CFG_DRAM_BASE 0x00000000
117
118/* 16MB SDRAM */
119#define CFG_SDR_CONFIG 0x3A
120#define PHYS_SDRAM_1_SIZE 0x01000000
121#define CFG_SDRAM_REFRESH_CNT 0x81a
122#define CFG_SDR_MODE_CONFIG 0x1
123#define CFG_DRAM_SIZE 0x01000000
124
125/* FLASH organization */
126#define CFG_MAX_FLASH_BANKS 1
127/* max number of sectors on one chip */
128#define CFG_MAX_FLASH_SECT 140
129#define PHYS_FLASH_1 0x50000000
130#define CFG_FLASH_BANKS_LIST { PHYS_FLASH_1 }
131
132#define CFG_FLASH_BASE PHYS_FLASH_1
133#define CFG_MONITOR_BASE PHYS_FLASH_1
134#define CFG_MONITOR_LEN (256 << 10)
135
136/* Use common CFI driver */
137#define CFG_FLASH_CFI
Jean-Christophe PLAGNIOL-VILLARD8d94c232008-08-13 01:40:42 +0200138#define CONFIG_FLASH_CFI_DRIVER
Michael Schwingen6c3297e2008-01-16 19:51:55 +0100139/* no byte writes on IXP4xx */
140#define CFG_FLASH_CFI_WIDTH FLASH_CFI_16BIT
141
142/* print 'E' for empty sector on flinfo */
143#define CFG_FLASH_EMPTY_INFO
144
145/* Ethernet */
146
147/* include IXP4xx NPE support */
148#define CONFIG_IXP4XX_NPE 1
149/* use separate flash sector with ucode images */
150#define CONFIG_IXP4XX_NPE_EXT_UCODE_BASE 0x50040000
151
152#define CONFIG_NET_MULTI 1
153/* NPE0 PHY address */
154#define CONFIG_PHY_ADDR 0x10
155/* MII PHY management */
156#define CONFIG_MII 1
157/* Number of ethernet rx buffers & descriptors */
158#define CFG_RX_ETH_BUFFER 16
159#define CONFIG_RESET_PHY_R 1
160/* ethernet switch connected to MII port */
161#define CONFIG_MII_ETHSWITCH 1
162
163#define CONFIG_CMD_DHCP
164#define CONFIG_CMD_NET
165#define CONFIG_CMD_MII
166#define CONFIG_CMD_PING
167#undef CONFIG_CMD_NFS
168
169/* BOOTP options */
170#define CONFIG_BOOTP_BOOTFILESIZE
171#define CONFIG_BOOTP_BOOTPATH
172#define CONFIG_BOOTP_GATEWAY
173#define CONFIG_BOOTP_HOSTNAME
174
175/* Cache Configuration */
176#define CFG_CACHELINE_SIZE 32
177
178/*
179 * environment organization:
180 * one flash sector, embedded in uboot area (bottom bootblock flash)
181 */
Jean-Christophe PLAGNIOL-VILLARD53db4cd2008-09-10 22:48:04 +0200182#define CONFIG_ENV_IS_IN_FLASH 1
Michael Schwingen6c3297e2008-01-16 19:51:55 +0100183#define CFG_ENV_SIZE 0x2000
184#define CFG_ENV_ADDR (PHYS_FLASH_1 + 0x4000)
185#define CFG_USE_PPCENV 1
186
187#define CONFIG_EXTRA_ENV_SETTINGS \
188 "mtd=IXP4XX-Flash.0:256k(uboot),64k(ucode),1152k(linux),-(root)\0" \
189 "kerneladdr=50050000\0" \
190 "rootaddr=50170000\0" \
191 "loadaddr=10000\0" \
192 "updateboot_ser=mw.b 10000 ff 40000;" \
193 " loady ${loadaddr};" \
194 " run eraseboot writeboot\0" \
195 "updateboot_net=mw.b 10000 ff 40000;" \
196 " tftp ${loadaddr} u-boot.bin;" \
197 " run eraseboot writeboot\0" \
198 "eraseboot=protect off 50000000 50003fff;" \
199 " protect off 50006000 5003ffff;" \
200 " erase 50000000 50003fff;" \
201 " erase 50006000 5003ffff\0" \
202 "writeboot=cp.b 10000 50000000 4000;" \
203 " cp.b 16000 50006000 3a000\0" \
204 "eraseenv=protect off 50004000 50005fff;" \
205 " erase 50004000 50005fff\0" \
206 "updateroot=tftp ${loadaddr} ${rootfile};" \
207 " era ${rootaddr} +${filesize};" \
208 " cp.b ${loadaddr} ${rootaddr} ${filesize}\0" \
209 "updatekern=tftp ${loadaddr} ${kernelfile};" \
210 " era ${kerneladdr} +${filesize};" \
211 " cp.b ${loadaddr} ${kerneladdr} ${filesize}\0" \
212 "flashargs=setenv bootargs mtdparts=${mtd} root=/dev/mtdblock3" \
213 " rootfstype=squashfs,jffs2 init=/etc/preinit\0" \
214 "netargs=setenv bootargs mtdparts=${mtd} root=/dev/mtdblock3" \
215 " rootfstype=squashfs,jffs2 init=/etc/preinit\0" \
216 "addtty=setenv bootargs ${bootargs} console=ttyS0,${baudrate}\0" \
217 "addeth=setenv bootargs ${bootargs} ethaddr=${ethaddr}\0" \
218 "boot_flash=run flashargs addtty addeth;" \
219 " bootm ${kerneladdr}\0" \
220 "boot_net=run netargs addtty addeth;" \
221 " tftpboot ${loadaddr} ${kernelfile};" \
222 " bootm\0"
223
224#endif /* __CONFIG_H */