Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 537a27015c2e19164620f5bb9fc7662d2e42fe69 / . / include / configs / mx6sabresd.h
blob: 99d9d4d7cfbf5a5c54de344f7fec4ec84c92fa89 [file] [log] [blame]
Fabio Estevam77e62892012-09-13 03:18:20 +0000[diff] [blame]1/*
2 * Copyright (C) 2012 Freescale Semiconductor, Inc.
3 *
4 * Configuration settings for the Freescale i.MX6Q SabreSD board.
5 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +0200[diff] [blame]6 * SPDX-License-Identifier: GPL-2.0+
Fabio Estevam77e62892012-09-13 03:18:20 +0000[diff] [blame]7 */
8
Fabio Estevamc5ca8972012-09-24 08:09:32 +0000[diff] [blame]9#ifndef __MX6QSABRESD_CONFIG_H
10#define __MX6QSABRESD_CONFIG_H
Fabio Estevam77e62892012-09-13 03:18:20 +0000[diff] [blame]11
Pardeep Kumar Singla0b87ba02013-07-25 12:12:14 -0500[diff] [blame]12#include <asm/arch/imx-regs.h>
13#include <asm/imx-common/gpio.h>
14
John Tobias7706eae2014-11-12 14:27:44 -0800[diff] [blame]15#ifdef CONFIG_SPL
16#define CONFIG_SPL_LIBCOMMON_SUPPORT
17#define CONFIG_SPL_MMC_SUPPORT
18#include "imx6_spl.h"
19#endif
20
Fabio Estevam77e62892012-09-13 03:18:20 +0000[diff] [blame]21#define CONFIG_MACH_TYPE 3980
Fabio Estevamc5ca8972012-09-24 08:09:32 +0000[diff] [blame]22#define CONFIG_MXC_UART_BASE UART1_BASE
Otavio Salvador1c0b9be2012-09-26 11:37:01 +0000[diff] [blame]23#define CONFIG_CONSOLE_DEV "ttymxc0"
Otavio Salvadorc0bfaab2012-10-02 09:22:10 +0000[diff] [blame]24#define CONFIG_MMCROOT "/dev/mmcblk1p2"
Fabio Estevam7a3b0992013-09-17 22:55:59 -0300[diff] [blame]25#if defined(CONFIG_MX6Q)
Otavio Salvadore5dd0a22013-01-10 09:45:09 +0000[diff] [blame]26#define CONFIG_DEFAULT_FDT_FILE "imx6q-sabresd.dtb"
Fabio Estevam7a3b0992013-09-17 22:55:59 -0300[diff] [blame]27#elif defined(CONFIG_MX6DL)
28#define CONFIG_DEFAULT_FDT_FILE "imx6dl-sabresd.dtb"
29#endif
Fabio Estevamc5ca8972012-09-24 08:09:32 +0000[diff] [blame]30#define PHYS_SDRAM_SIZE (1u * 1024 * 1024 * 1024)
Fabio Estevam77e62892012-09-13 03:18:20 +0000[diff] [blame]31
Otavio Salvador134629c2014-01-06 13:27:20 -0200[diff] [blame]32#define CONFIG_SUPPORT_EMMC_BOOT /* eMMC specific */
33
Pierre Aubertec10aed2013-06-04 09:00:15 +0200[diff] [blame]34#include "mx6sabre_common.h"
Otavio Salvador1c0b9be2012-09-26 11:37:01 +0000[diff] [blame]35
Shawn Guo7e5e8332012-12-30 14:14:59 +0000[diff] [blame]36#define CONFIG_SYS_FSL_USDHC_NUM 3
37#if defined(CONFIG_ENV_IS_IN_MMC)
Fabio Estevam3cce37d2013-01-10 09:00:53 +0000[diff] [blame]38#define CONFIG_SYS_MMC_ENV_DEV 1 /* SDHC3 */
Shawn Guo7e5e8332012-12-30 14:14:59 +0000[diff] [blame]39#endif
40
Marek Vasut0e99f012014-03-23 22:45:41 +0100[diff] [blame]41#define CONFIG_CMD_PCI
42#ifdef CONFIG_CMD_PCI
43#define CONFIG_PCI
44#define CONFIG_PCI_PNP
45#define CONFIG_PCI_SCAN_SHOW
46#define CONFIG_PCIE_IMX
47#define CONFIG_PCIE_IMX_PERST_GPIO IMX_GPIO_NR(7, 12)
48#define CONFIG_PCIE_IMX_POWER_GPIO IMX_GPIO_NR(3, 19)
49#endif
50
Fabio Estevamba92ad62014-05-09 13:15:42 -0300[diff] [blame]51/* I2C Configs */
52#define CONFIG_CMD_I2C
53#define CONFIG_SYS_I2C
54#define CONFIG_SYS_I2C_MXC
55#define CONFIG_SYS_I2C_SPEED 100000
56
57/* PMIC */
58#define CONFIG_POWER
59#define CONFIG_POWER_I2C
60#define CONFIG_POWER_PFUZE100
61#define CONFIG_POWER_PFUZE100_I2C_ADDR 0x08
62
Peng Fanc9498fa2014-12-02 09:55:27 +0800[diff] [blame]63/* USB Configs */
64#define CONFIG_CMD_USB
65#ifdef CONFIG_CMD_USB
66#define CONFIG_USB_EHCI
67#define CONFIG_USB_EHCI_MX6
68#define CONFIG_USB_STORAGE
69#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
70#define CONFIG_USB_HOST_ETHER
71#define CONFIG_USB_ETHER_ASIX
72#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
73#define CONFIG_MXC_USB_FLAGS 0
74#define CONFIG_USB_MAX_CONTROLLER_COUNT 1 /* Enabled USB controller number */
75#endif
76
Fabio Estevamc5ca8972012-09-24 08:09:32 +0000[diff] [blame]77#endif /* __MX6QSABRESD_CONFIG_H */