blob: d0c9387ac17a6db8cf3da1056c444588e160346e [file] [log] [blame]
Tom Rini53633a82024-02-29 12:33:36 -05001// SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-2-Clause)
2/*
3 * Realtek RTD1293 SoC
4 *
5 * Copyright (c) 2017-2019 Andreas Färber
6 */
7
8#include "rtd129x.dtsi"
9
10/ {
11 compatible = "realtek,rtd1293";
12
13 cpus {
14 #address-cells = <2>;
15 #size-cells = <0>;
16
17 cpu0: cpu@0 {
18 device_type = "cpu";
19 compatible = "arm,cortex-a53";
20 reg = <0x0 0x0>;
21 next-level-cache = <&l2>;
22 };
23
24 cpu1: cpu@1 {
25 device_type = "cpu";
26 compatible = "arm,cortex-a53";
27 reg = <0x0 0x1>;
28 next-level-cache = <&l2>;
29 };
30
31 l2: l2-cache {
32 compatible = "cache";
33 cache-level = <2>;
34 cache-unified;
35 };
36 };
37
38 timer {
39 compatible = "arm,armv8-timer";
40 interrupts = <GIC_PPI 13
41 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
42 <GIC_PPI 14
43 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
44 <GIC_PPI 11
45 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>,
46 <GIC_PPI 10
47 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>;
48 };
49};
50
51&arm_pmu {
52 interrupt-affinity = <&cpu0>, <&cpu1>;
53};
54
55&gic {
56 interrupts = <GIC_PPI 9 (GIC_CPU_MASK_SIMPLE(2) | IRQ_TYPE_LEVEL_LOW)>;
57};