Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 53633a893a06bd5a0c807287d9cc29337806eaf7 / . / src / arm / nxp / imx / imx6qdl-gw5912.dtsi
blob: 49ea25c7196766d0e3c54fc5d9f7f27a2b04b51c [file] [log] [blame]
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame^]1// SPDX-License-Identifier: GPL-2.0
2/*
3 * Copyright 2019 Gateworks Corporation
4 */
5
6#include <dt-bindings/gpio/gpio.h>
7#include <dt-bindings/input/linux-event-codes.h>
8#include <dt-bindings/interrupt-controller/irq.h>
9
10/ {
11 /* these are used by bootloader for disabling nodes */
12 aliases {
13 led0 = &led0;
14 led1 = &led1;
15 led2 = &led2;
16 nand = &gpmi;
17 usb0 = &usbh1;
18 usb1 = &usbotg;
19 };
20
21 chosen {
22 stdout-path = &uart2;
23 };
24
25 gpio-keys {
26 compatible = "gpio-keys";
27
28 user-pb {
29 label = "user_pb";
30 gpios = <&gsc_gpio 0 GPIO_ACTIVE_LOW>;
31 linux,code = <BTN_0>;
32 };
33
34 user-pb1x {
35 label = "user_pb1x";
36 linux,code = <BTN_1>;
37 interrupt-parent = <&gsc>;
38 interrupts = <0>;
39 };
40
41 key-erased {
42 label = "key-erased";
43 linux,code = <BTN_2>;
44 interrupt-parent = <&gsc>;
45 interrupts = <1>;
46 };
47
48 eeprom-wp {
49 label = "eeprom_wp";
50 linux,code = <BTN_3>;
51 interrupt-parent = <&gsc>;
52 interrupts = <2>;
53 };
54
55 tamper {
56 label = "tamper";
57 linux,code = <BTN_4>;
58 interrupt-parent = <&gsc>;
59 interrupts = <5>;
60 };
61
62 switch-hold {
63 label = "switch_hold";
64 linux,code = <BTN_5>;
65 interrupt-parent = <&gsc>;
66 interrupts = <7>;
67 };
68 };
69
70 leds {
71 compatible = "gpio-leds";
72 pinctrl-names = "default";
73 pinctrl-0 = <&pinctrl_gpio_leds>;
74
75 led0: led-user1 {
76 label = "user1";
77 gpios = <&gpio4 6 GPIO_ACTIVE_HIGH>; /* MX6_PANLEDG */
78 default-state = "on";
79 linux,default-trigger = "heartbeat";
80 };
81
82 led1: led-user2 {
83 label = "user2";
84 gpios = <&gpio4 7 GPIO_ACTIVE_HIGH>; /* MX6_PANLEDR */
85 default-state = "off";
86 };
87
88 led2: led-user3 {
89 label = "user3";
90 gpios = <&gpio4 15 GPIO_ACTIVE_LOW>; /* MX6_LOCLED# */
91 default-state = "off";
92 };
93 };
94
95 memory@10000000 {
96 device_type = "memory";
97 reg = <0x10000000 0x40000000>;
98 };
99
100 pps {
101 compatible = "pps-gpio";
102 pinctrl-names = "default";
103 pinctrl-0 = <&pinctrl_pps>;
104 gpios = <&gpio1 5 GPIO_ACTIVE_HIGH>;
105 };
106
107 reg_3p3v: regulator-3p3v {
108 compatible = "regulator-fixed";
109 regulator-name = "3P3V";
110 regulator-min-microvolt = <3300000>;
111 regulator-max-microvolt = <3300000>;
112 regulator-always-on;
113 };
114
115 reg_usb_vbus: regulator-5p0v {
116 compatible = "regulator-fixed";
117 regulator-name = "usb_vbus";
118 regulator-min-microvolt = <5000000>;
119 regulator-max-microvolt = <5000000>;
120 regulator-always-on;
121 };
122};
123
124&can1 {
125 pinctrl-names = "default";
126 pinctrl-0 = <&pinctrl_flexcan1>;
127 status = "okay";
128};
129
130&ecspi2 {
131 cs-gpios = <&gpio2 26 GPIO_ACTIVE_LOW>;
132 pinctrl-names = "default";
133 pinctrl-0 = <&pinctrl_ecspi2>;
134 status = "okay";
135};
136
137&fec {
138 pinctrl-names = "default";
139 pinctrl-0 = <&pinctrl_enet>;
140 phy-mode = "rgmii-id";
141 status = "okay";
142};
143
144&gpmi {
145 pinctrl-names = "default";
146 pinctrl-0 = <&pinctrl_gpmi_nand>;
147 status = "okay";
148};
149
150&i2c1 {
151 clock-frequency = <100000>;
152 pinctrl-names = "default";
153 pinctrl-0 = <&pinctrl_i2c1>;
154 status = "okay";
155
156 gsc: gsc@20 {
157 compatible = "gw,gsc";
158 reg = <0x20>;
159 interrupt-parent = <&gpio1>;
160 interrupts = <4 IRQ_TYPE_LEVEL_LOW>;
161 interrupt-controller;
162 #interrupt-cells = <1>;
163 #address-cells = <1>;
164 #size-cells = <0>;
165
166 adc {
167 compatible = "gw,gsc-adc";
168 #address-cells = <1>;
169 #size-cells = <0>;
170
171 channel@0 {
172 gw,mode = <0>;
173 reg = <0x00>;
174 label = "temp";
175 };
176
177 channel@2 {
178 gw,mode = <1>;
179 reg = <0x02>;
180 label = "vdd_vin";
181 };
182
183 channel@5 {
184 gw,mode = <1>;
185 reg = <0x05>;
186 label = "vdd_3p3";
187 };
188
189 channel@8 {
190 gw,mode = <1>;
191 reg = <0x08>;
192 label = "vdd_bat";
193 };
194
195 channel@b {
196 gw,mode = <1>;
197 reg = <0x0b>;
198 label = "vdd_5p0";
199 };
200
201 channel@e {
202 gw,mode = <1>;
203 reg = <0xe>;
204 label = "vdd_arm";
205 };
206
207 channel@11 {
208 gw,mode = <1>;
209 reg = <0x11>;
210 label = "vdd_soc";
211 };
212
213 channel@14 {
214 gw,mode = <1>;
215 reg = <0x14>;
216 label = "vdd_3p0";
217 };
218
219 channel@17 {
220 gw,mode = <1>;
221 reg = <0x17>;
222 label = "vdd_1p5";
223 };
224
225 channel@1d {
226 gw,mode = <1>;
227 reg = <0x1d>;
228 label = "vdd_1p8";
229 };
230
231 channel@20 {
232 gw,mode = <1>;
233 reg = <0x20>;
234 label = "vdd_1p0";
235 };
236
237 channel@23 {
238 gw,mode = <1>;
239 reg = <0x23>;
240 label = "vdd_2p5";
241 };
242 };
243
244 fan-controller@a {
245 compatible = "gw,gsc-fan";
246 reg = <0x0a>;
247 };
248 };
249
250 gsc_gpio: gpio@23 {
251 compatible = "nxp,pca9555";
252 reg = <0x23>;
253 gpio-controller;
254 #gpio-cells = <2>;
255 interrupt-parent = <&gsc>;
256 interrupts = <4>;
257 };
258
259 eeprom@50 {
260 compatible = "atmel,24c02";
261 reg = <0x50>;
262 pagesize = <16>;
263 };
264
265 eeprom@51 {
266 compatible = "atmel,24c02";
267 reg = <0x51>;
268 pagesize = <16>;
269 };
270
271 eeprom@52 {
272 compatible = "atmel,24c02";
273 reg = <0x52>;
274 pagesize = <16>;
275 };
276
277 eeprom@53 {
278 compatible = "atmel,24c02";
279 reg = <0x53>;
280 pagesize = <16>;
281 };
282
283 rtc@68 {
284 compatible = "dallas,ds1672";
285 reg = <0x68>;
286 };
287};
288
289&i2c2 {
290 clock-frequency = <100000>;
291 pinctrl-names = "default";
292 pinctrl-0 = <&pinctrl_i2c2>;
293 status = "okay";
294};
295
296&i2c3 {
297 clock-frequency = <100000>;
298 pinctrl-names = "default";
299 pinctrl-0 = <&pinctrl_i2c3>;
300 status = "okay";
301
302 accel@19 {
303 pinctrl-names = "default";
304 pinctrl-0 = <&pinctrl_accel>;
305 compatible = "st,lis2de12";
306 reg = <0x19>;
307 st,drdy-int-pin = <1>;
308 interrupt-parent = <&gpio7>;
309 interrupts = <13 0>;
310 };
311};
312
313&pcie {
314 pinctrl-names = "default";
315 pinctrl-0 = <&pinctrl_pcie>;
316 reset-gpio = <&gpio1 29 GPIO_ACTIVE_LOW>;
317 status = "okay";
318};
319
320&pwm1 {
321 pinctrl-names = "default";
322 pinctrl-0 = <&pinctrl_pwm1>; /* MX6_DIO0 */
323 status = "disabled";
324};
325
326&pwm2 {
327 pinctrl-names = "default";
328 pinctrl-0 = <&pinctrl_pwm2>; /* MX6_DIO1 */
329 status = "disabled";
330};
331
332&pwm3 {
333 pinctrl-names = "default";
334 pinctrl-0 = <&pinctrl_pwm3>; /* MX6_DIO2 */
335 status = "disabled";
336};
337
338&pwm4 {
339 pinctrl-names = "default";
340 pinctrl-0 = <&pinctrl_pwm4>; /* MX6_DIO3 */
341 status = "disabled";
342};
343
344&uart1 {
345 pinctrl-names = "default";
346 pinctrl-0 = <&pinctrl_uart1>;
347 rts-gpios = <&gpio7 12 GPIO_ACTIVE_HIGH>;
348 status = "okay";
349};
350
351&uart2 {
352 pinctrl-names = "default";
353 pinctrl-0 = <&pinctrl_uart2>;
354 status = "okay";
355};
356
357&uart5 {
358 pinctrl-names = "default";
359 pinctrl-0 = <&pinctrl_uart5>;
360 status = "okay";
361};
362
363&usbotg {
364 vbus-supply = <&reg_usb_vbus>;
365 pinctrl-names = "default";
366 pinctrl-0 = <&pinctrl_usbotg>;
367 disable-over-current;
368 dr_mode = "host";
369 status = "okay";
370};
371
372&usbh1 {
373 vbus-supply = <&reg_usb_vbus>;
374 status = "okay";
375};
376
377&usdhc3 {
378 pinctrl-names = "default", "state_100mhz", "state_200mhz";
379 pinctrl-0 = <&pinctrl_usdhc3>;
380 pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
381 pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
382 cd-gpios = <&gpio7 0 GPIO_ACTIVE_LOW>;
383 vmmc-supply = <&reg_3p3v>;
384 no-1-8-v; /* firmware will remove if board revision supports */
385 status = "okay";
386};
387
388&wdog1 {
389 status = "disabled";
390};
391
392&wdog2 {
393 pinctrl-names = "default";
394 pinctrl-0 = <&pinctrl_wdog>;
395 fsl,ext-reset-output;
396 status = "okay";
397};
398
399&iomuxc {
400 pinctrl_accel: accelmuxgrp {
401 fsl,pins = <
402 MX6QDL_PAD_GPIO_18__GPIO7_IO13 0x1b0b1
403 >;
404 };
405
406 pinctrl_enet: enetgrp {
407 fsl,pins = <
408 MX6QDL_PAD_RGMII_RXC__RGMII_RXC 0x1b030
409 MX6QDL_PAD_RGMII_RD0__RGMII_RD0 0x1b030
410 MX6QDL_PAD_RGMII_RD1__RGMII_RD1 0x1b030
411 MX6QDL_PAD_RGMII_RD2__RGMII_RD2 0x1b030
412 MX6QDL_PAD_RGMII_RD3__RGMII_RD3 0x1b030
413 MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b030
414 MX6QDL_PAD_RGMII_TXC__RGMII_TXC 0x1b030
415 MX6QDL_PAD_RGMII_TD0__RGMII_TD0 0x1b030
416 MX6QDL_PAD_RGMII_TD1__RGMII_TD1 0x1b030
417 MX6QDL_PAD_RGMII_TD2__RGMII_TD2 0x1b030
418 MX6QDL_PAD_RGMII_TD3__RGMII_TD3 0x1b030
419 MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b030
420 MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK 0x1b0b0
421 MX6QDL_PAD_ENET_MDIO__ENET_MDIO 0x1b0b0
422 MX6QDL_PAD_ENET_MDC__ENET_MDC 0x1b0b0
423 >;
424 };
425
426 pinctrl_ecspi2: escpi2grp {
427 fsl,pins = <
428 MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK 0x100b1
429 MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI 0x100b1
430 MX6QDL_PAD_EIM_OE__ECSPI2_MISO 0x100b1
431 MX6QDL_PAD_EIM_RW__GPIO2_IO26 0x100b1
432 >;
433 };
434
435 pinctrl_flexcan1: flexcan1grp {
436 fsl,pins = <
437 MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX 0x1b0b1
438 MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX 0x1b0b1
439 MX6QDL_PAD_GPIO_2__GPIO1_IO02 0x4001b0b0
440 >;
441 };
442
443 pinctrl_gpio_leds: gpioledsgrp {
444 fsl,pins = <
445 MX6QDL_PAD_KEY_COL0__GPIO4_IO06 0x1b0b0
446 MX6QDL_PAD_KEY_ROW0__GPIO4_IO07 0x1b0b0
447 MX6QDL_PAD_KEY_ROW4__GPIO4_IO15 0x1b0b0
448 >;
449 };
450
451 pinctrl_gpmi_nand: gpminandgrp {
452 fsl,pins = <
453 MX6QDL_PAD_NANDF_CLE__NAND_CLE 0xb0b1
454 MX6QDL_PAD_NANDF_ALE__NAND_ALE 0xb0b1
455 MX6QDL_PAD_NANDF_WP_B__NAND_WP_B 0xb0b1
456 MX6QDL_PAD_NANDF_RB0__NAND_READY_B 0xb000
457 MX6QDL_PAD_NANDF_CS0__NAND_CE0_B 0xb0b1
458 MX6QDL_PAD_SD4_CMD__NAND_RE_B 0xb0b1
459 MX6QDL_PAD_SD4_CLK__NAND_WE_B 0xb0b1
460 MX6QDL_PAD_NANDF_D0__NAND_DATA00 0xb0b1
461 MX6QDL_PAD_NANDF_D1__NAND_DATA01 0xb0b1
462 MX6QDL_PAD_NANDF_D2__NAND_DATA02 0xb0b1
463 MX6QDL_PAD_NANDF_D3__NAND_DATA03 0xb0b1
464 MX6QDL_PAD_NANDF_D4__NAND_DATA04 0xb0b1
465 MX6QDL_PAD_NANDF_D5__NAND_DATA05 0xb0b1
466 MX6QDL_PAD_NANDF_D6__NAND_DATA06 0xb0b1
467 MX6QDL_PAD_NANDF_D7__NAND_DATA07 0xb0b1
468 >;
469 };
470
471 pinctrl_i2c1: i2c1grp {
472 fsl,pins = <
473 MX6QDL_PAD_EIM_D21__I2C1_SCL 0x4001b8b1
474 MX6QDL_PAD_EIM_D28__I2C1_SDA 0x4001b8b1
475 MX6QDL_PAD_GPIO_4__GPIO1_IO04 0x0001b0b0
476 >;
477 };
478
479 pinctrl_i2c2: i2c2grp {
480 fsl,pins = <
481 MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
482 MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
483 >;
484 };
485
486 pinctrl_i2c3: i2c3grp {
487 fsl,pins = <
488 MX6QDL_PAD_GPIO_3__I2C3_SCL 0x4001b8b1
489 MX6QDL_PAD_GPIO_6__I2C3_SDA 0x4001b8b1
490 >;
491 };
492
493 pinctrl_pcie: pciegrp {
494 fsl,pins = <
495 MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28 0x1b0b0
496 MX6QDL_PAD_ENET_TXD1__GPIO1_IO29 0x1b0b0
497 >;
498 };
499
500 pinctrl_pps: ppsgrp {
501 fsl,pins = <
502 MX6QDL_PAD_GPIO_5__GPIO1_IO05 0x1b0b1
503 >;
504 };
505
506 pinctrl_pwm1: pwm1grp {
507 fsl,pins = <
508 MX6QDL_PAD_GPIO_9__PWM1_OUT 0x1b0b1
509 >;
510 };
511
512 pinctrl_pwm2: pwm2grp {
513 fsl,pins = <
514 MX6QDL_PAD_SD1_DAT2__PWM2_OUT 0x1b0b1
515 >;
516 };
517
518 pinctrl_pwm3: pwm3grp {
519 fsl,pins = <
520 MX6QDL_PAD_SD4_DAT1__PWM3_OUT 0x1b0b1
521 >;
522 };
523
524 pinctrl_pwm4: pwm4grp {
525 fsl,pins = <
526 MX6QDL_PAD_SD4_DAT2__PWM4_OUT 0x1b0b1
527 >;
528 };
529
530 pinctrl_uart1: uart1grp {
531 fsl,pins = <
532 MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA 0x1b0b1
533 MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA 0x1b0b1
534 MX6QDL_PAD_GPIO_17__GPIO7_IO12 0x4001b0b1
535 >;
536 };
537
538 pinctrl_uart2: uart2grp {
539 fsl,pins = <
540 MX6QDL_PAD_SD4_DAT7__UART2_TX_DATA 0x1b0b1
541 MX6QDL_PAD_SD4_DAT4__UART2_RX_DATA 0x1b0b1
542 MX6QDL_PAD_SD4_DAT3__GPIO2_IO11 0x4001b0b1
543 >;
544 };
545
546 pinctrl_uart5: uart5grp {
547 fsl,pins = <
548 MX6QDL_PAD_KEY_COL1__UART5_TX_DATA 0x1b0b1
549 MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA 0x1b0b1
550 >;
551 };
552
553 pinctrl_usbotg: usbotggrp {
554 fsl,pins = <
555 MX6QDL_PAD_GPIO_1__USB_OTG_ID 0x13059
556 >;
557 };
558
559 pinctrl_usdhc3: usdhc3grp {
560 fsl,pins = <
561 MX6QDL_PAD_SD3_CMD__SD3_CMD 0x17059
562 MX6QDL_PAD_SD3_CLK__SD3_CLK 0x10059
563 MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
564 MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
565 MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
566 MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
567 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x17059 /* CD */
568 MX6QDL_PAD_NANDF_CS1__SD3_VSELECT 0x17059
569 >;
570 };
571
572 pinctrl_usdhc3_100mhz: usdhc3grp100mhz {
573 fsl,pins = <
574 MX6QDL_PAD_SD3_CMD__SD3_CMD 0x170b9
575 MX6QDL_PAD_SD3_CLK__SD3_CLK 0x100b9
576 MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x170b9
577 MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x170b9
578 MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x170b9
579 MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x170b9
580 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x170b9 /* CD */
581 MX6QDL_PAD_NANDF_CS1__SD3_VSELECT 0x170b9
582 >;
583 };
584
585 pinctrl_usdhc3_200mhz: usdhc3grp200mhz {
586 fsl,pins = <
587 MX6QDL_PAD_SD3_CMD__SD3_CMD 0x170f9
588 MX6QDL_PAD_SD3_CLK__SD3_CLK 0x100f9
589 MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x170f9
590 MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x170f9
591 MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x170f9
592 MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x170f9
593 MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 0x170f9 /* CD */
594 MX6QDL_PAD_NANDF_CS1__SD3_VSELECT 0x170f9
595 >;
596 };
597
598 pinctrl_wdog: wdoggrp {
599 fsl,pins = <
600 MX6QDL_PAD_SD1_DAT3__WDOG2_B 0x1b0b0
601 >;
602 };
603};