Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 53633a893a06bd5a0c807287d9cc29337806eaf7 / . / include / dt-bindings / clock / qcom,gcc-sc7180.h
blob: bdf43adc7897a88d5d0bcab94f92097da75a91de [file] [log] [blame]
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame^]1/* SPDX-License-Identifier: GPL-2.0-only */
2/*
3 * Copyright (c) 2019-2020, The Linux Foundation. All rights reserved.
4 */
5
6#ifndef _DT_BINDINGS_CLK_QCOM_GCC_SC7180_H
7#define _DT_BINDINGS_CLK_QCOM_GCC_SC7180_H
8
9/* GCC clocks */
10#define GCC_GPLL0_MAIN_DIV_CDIV 0
11#define GPLL0 1
12#define GPLL0_OUT_EVEN 2
13#define GPLL1 3
14#define GPLL4 4
15#define GPLL6 5
16#define GPLL7 6
17#define GCC_AGGRE_UFS_PHY_AXI_CLK 7
18#define GCC_AGGRE_USB3_PRIM_AXI_CLK 8
19#define GCC_BOOT_ROM_AHB_CLK 9
20#define GCC_CAMERA_AHB_CLK 10
21#define GCC_CAMERA_HF_AXI_CLK 11
22#define GCC_CAMERA_THROTTLE_HF_AXI_CLK 12
23#define GCC_CAMERA_XO_CLK 13
24#define GCC_CE1_AHB_CLK 14
25#define GCC_CE1_AXI_CLK 15
26#define GCC_CE1_CLK 16
27#define GCC_CFG_NOC_USB3_PRIM_AXI_CLK 17
28#define GCC_CPUSS_AHB_CLK 18
29#define GCC_CPUSS_AHB_CLK_SRC 19
30#define GCC_CPUSS_GNOC_CLK 20
31#define GCC_CPUSS_RBCPR_CLK 21
32#define GCC_DDRSS_GPU_AXI_CLK 22
33#define GCC_DISP_AHB_CLK 23
34#define GCC_DISP_GPLL0_CLK_SRC 24
35#define GCC_DISP_GPLL0_DIV_CLK_SRC 25
36#define GCC_DISP_HF_AXI_CLK 26
37#define GCC_DISP_THROTTLE_HF_AXI_CLK 27
38#define GCC_DISP_XO_CLK 28
39#define GCC_GP1_CLK 29
40#define GCC_GP1_CLK_SRC 30
41#define GCC_GP2_CLK 31
42#define GCC_GP2_CLK_SRC 32
43#define GCC_GP3_CLK 33
44#define GCC_GP3_CLK_SRC 34
45#define GCC_GPU_CFG_AHB_CLK 35
46#define GCC_GPU_GPLL0_CLK_SRC 36
47#define GCC_GPU_GPLL0_DIV_CLK_SRC 37
48#define GCC_GPU_MEMNOC_GFX_CLK 38
49#define GCC_GPU_SNOC_DVM_GFX_CLK 39
50#define GCC_NPU_AXI_CLK 40
51#define GCC_NPU_BWMON_AXI_CLK 41
52#define GCC_NPU_BWMON_DMA_CFG_AHB_CLK 42
53#define GCC_NPU_BWMON_DSP_CFG_AHB_CLK 43
54#define GCC_NPU_CFG_AHB_CLK 44
55#define GCC_NPU_DMA_CLK 45
56#define GCC_NPU_GPLL0_CLK_SRC 46
57#define GCC_NPU_GPLL0_DIV_CLK_SRC 47
58#define GCC_PDM2_CLK 48
59#define GCC_PDM2_CLK_SRC 49
60#define GCC_PDM_AHB_CLK 50
61#define GCC_PDM_XO4_CLK 51
62#define GCC_PRNG_AHB_CLK 52
63#define GCC_QSPI_CNOC_PERIPH_AHB_CLK 53
64#define GCC_QSPI_CORE_CLK 54
65#define GCC_QSPI_CORE_CLK_SRC 55
66#define GCC_QUPV3_WRAP0_CORE_2X_CLK 56
67#define GCC_QUPV3_WRAP0_CORE_CLK 57
68#define GCC_QUPV3_WRAP0_S0_CLK 58
69#define GCC_QUPV3_WRAP0_S0_CLK_SRC 59
70#define GCC_QUPV3_WRAP0_S1_CLK 60
71#define GCC_QUPV3_WRAP0_S1_CLK_SRC 61
72#define GCC_QUPV3_WRAP0_S2_CLK 62
73#define GCC_QUPV3_WRAP0_S2_CLK_SRC 63
74#define GCC_QUPV3_WRAP0_S3_CLK 64
75#define GCC_QUPV3_WRAP0_S3_CLK_SRC 65
76#define GCC_QUPV3_WRAP0_S4_CLK 66
77#define GCC_QUPV3_WRAP0_S4_CLK_SRC 67
78#define GCC_QUPV3_WRAP0_S5_CLK 68
79#define GCC_QUPV3_WRAP0_S5_CLK_SRC 69
80#define GCC_QUPV3_WRAP1_CORE_2X_CLK 70
81#define GCC_QUPV3_WRAP1_CORE_CLK 71
82#define GCC_QUPV3_WRAP1_S0_CLK 72
83#define GCC_QUPV3_WRAP1_S0_CLK_SRC 73
84#define GCC_QUPV3_WRAP1_S1_CLK 74
85#define GCC_QUPV3_WRAP1_S1_CLK_SRC 75
86#define GCC_QUPV3_WRAP1_S2_CLK 76
87#define GCC_QUPV3_WRAP1_S2_CLK_SRC 77
88#define GCC_QUPV3_WRAP1_S3_CLK 78
89#define GCC_QUPV3_WRAP1_S3_CLK_SRC 79
90#define GCC_QUPV3_WRAP1_S4_CLK 80
91#define GCC_QUPV3_WRAP1_S4_CLK_SRC 81
92#define GCC_QUPV3_WRAP1_S5_CLK 82
93#define GCC_QUPV3_WRAP1_S5_CLK_SRC 83
94#define GCC_QUPV3_WRAP_0_M_AHB_CLK 84
95#define GCC_QUPV3_WRAP_0_S_AHB_CLK 85
96#define GCC_QUPV3_WRAP_1_M_AHB_CLK 86
97#define GCC_QUPV3_WRAP_1_S_AHB_CLK 87
98#define GCC_SDCC1_AHB_CLK 88
99#define GCC_SDCC1_APPS_CLK 89
100#define GCC_SDCC1_APPS_CLK_SRC 90
101#define GCC_SDCC1_ICE_CORE_CLK 91
102#define GCC_SDCC1_ICE_CORE_CLK_SRC 92
103#define GCC_SDCC2_AHB_CLK 93
104#define GCC_SDCC2_APPS_CLK 94
105#define GCC_SDCC2_APPS_CLK_SRC 95
106#define GCC_SYS_NOC_CPUSS_AHB_CLK 96
107#define GCC_UFS_MEM_CLKREF_CLK 97
108#define GCC_UFS_PHY_AHB_CLK 98
109#define GCC_UFS_PHY_AXI_CLK 99
110#define GCC_UFS_PHY_AXI_CLK_SRC 100
111#define GCC_UFS_PHY_ICE_CORE_CLK 101
112#define GCC_UFS_PHY_ICE_CORE_CLK_SRC 102
113#define GCC_UFS_PHY_PHY_AUX_CLK 103
114#define GCC_UFS_PHY_PHY_AUX_CLK_SRC 104
115#define GCC_UFS_PHY_RX_SYMBOL_0_CLK 105
116#define GCC_UFS_PHY_TX_SYMBOL_0_CLK 106
117#define GCC_UFS_PHY_UNIPRO_CORE_CLK 107
118#define GCC_UFS_PHY_UNIPRO_CORE_CLK_SRC 108
119#define GCC_USB30_PRIM_MASTER_CLK 109
120#define GCC_USB30_PRIM_MASTER_CLK_SRC 110
121#define GCC_USB30_PRIM_MOCK_UTMI_CLK 111
122#define GCC_USB30_PRIM_MOCK_UTMI_CLK_SRC 112
123#define GCC_USB30_PRIM_SLEEP_CLK 113
124#define GCC_USB3_PRIM_CLKREF_CLK 114
125#define GCC_USB3_PRIM_PHY_AUX_CLK 115
126#define GCC_USB3_PRIM_PHY_AUX_CLK_SRC 116
127#define GCC_USB3_PRIM_PHY_COM_AUX_CLK 117
128#define GCC_USB3_PRIM_PHY_PIPE_CLK 118
129#define GCC_USB_PHY_CFG_AHB2PHY_CLK 119
130#define GCC_VIDEO_AHB_CLK 120
131#define GCC_VIDEO_AXI_CLK 121
132#define GCC_VIDEO_GPLL0_DIV_CLK_SRC 122
133#define GCC_VIDEO_THROTTLE_AXI_CLK 123
134#define GCC_VIDEO_XO_CLK 124
135#define GCC_MSS_CFG_AHB_CLK 125
136#define GCC_MSS_MFAB_AXIS_CLK 126
137#define GCC_MSS_NAV_AXI_CLK 127
138#define GCC_MSS_Q6_MEMNOC_AXI_CLK 128
139#define GCC_MSS_SNOC_AXI_CLK 129
140#define GCC_SEC_CTRL_CLK_SRC 130
141#define GCC_LPASS_CFG_NOC_SWAY_CLK 131
142
143/* GCC resets */
144#define GCC_QUSB2PHY_PRIM_BCR 0
145#define GCC_QUSB2PHY_SEC_BCR 1
146#define GCC_UFS_PHY_BCR 2
147#define GCC_USB30_PRIM_BCR 3
148#define GCC_USB3_DP_PHY_PRIM_BCR 4
149#define GCC_USB3_DP_PHY_SEC_BCR 5
150#define GCC_USB3_PHY_PRIM_BCR 6
151#define GCC_USB3_PHY_SEC_BCR 7
152#define GCC_USB3PHY_PHY_PRIM_BCR 8
153#define GCC_USB3PHY_PHY_SEC_BCR 9
154#define GCC_USB_PHY_CFG_AHB2PHY_BCR 10
155
156/* GCC GDSCRs */
157#define UFS_PHY_GDSC 0
158#define USB30_PRIM_GDSC 1
159#define HLOS1_VOTE_MMNOC_MMU_TBU_HF0_GDSC 2
160#define HLOS1_VOTE_MMNOC_MMU_TBU_SF_GDSC 3
161
162#endif