blob: 75061124d9a8b7d9143a713bbf37d7b45ca52b6e [file] [log] [blame]
Tom Rini53633a82024-02-29 12:33:36 -05001# SPDX-License-Identifier: GPL-2.0
2%YAML 1.2
3---
4$id: http://devicetree.org/schemas/power/reset/syscon-reboot.yaml#
5$schema: http://devicetree.org/meta-schemas/core.yaml#
6
7title: Generic SYSCON mapped register reset driver
8
9maintainers:
10 - Sebastian Reichel <sre@kernel.org>
11
12description: |+
13 This is a generic reset driver using syscon to map the reset register.
14 The reset is generally performed with a write to the reset register
15 defined by the SYSCON register map base plus the offset with the value and
16 mask defined in the reboot node. Default will be little endian mode, 32 bit
17 access only. The SYSCON registers map is normally retrieved from the
18 parental dt-node. So the SYSCON reboot node should be represented as a
19 sub-node of a "syscon", "simple-mfd" node. Though the regmap property
20 pointing to the system controller node is also supported.
21
22properties:
23 compatible:
24 const: syscon-reboot
25
26 mask:
27 $ref: /schemas/types.yaml#/definitions/uint32
28 description: Update only the register bits defined by the mask (32 bit).
29
30 offset:
31 $ref: /schemas/types.yaml#/definitions/uint32
32 description: Offset in the register map for the reboot register (in bytes).
33
34 regmap:
35 $ref: /schemas/types.yaml#/definitions/phandle
36 deprecated: true
37 description: |
38 Phandle to the register map node. This property is deprecated in favor of
39 the syscon-reboot node been a child of a system controller node.
40
41 value:
42 $ref: /schemas/types.yaml#/definitions/uint32
43 description: The reset value written to the reboot register (32 bit access).
44
45 priority:
46 default: 192
47
48required:
49 - compatible
50 - offset
51
52additionalProperties: false
53
54allOf:
55 - $ref: restart-handler.yaml#
56 - if:
57 not:
58 required:
59 - mask
60 then:
61 required:
62 - value
63
64examples:
65 - |
66 reboot {
67 compatible = "syscon-reboot";
68 regmap = <&regmapnode>;
69 offset = <0x0>;
70 mask = <0x1>;
71 };