blob: 98195169176a0ca22f2c73643d139820768f3629 [file] [log] [blame]
Tom Rini53633a82024-02-29 12:33:36 -05001Mediatek vdecsys controller
2============================
3
4The Mediatek vdecsys controller provides various clocks to the system.
5
6Required Properties:
7
8- compatible: Should be one of:
9 - "mediatek,mt2701-vdecsys", "syscon"
10 - "mediatek,mt2712-vdecsys", "syscon"
11 - "mediatek,mt6779-vdecsys", "syscon"
12 - "mediatek,mt6797-vdecsys", "syscon"
13 - "mediatek,mt7623-vdecsys", "mediatek,mt2701-vdecsys", "syscon"
14 - "mediatek,mt8167-vdecsys", "syscon"
15 - "mediatek,mt8173-vdecsys", "syscon"
16 - "mediatek,mt8183-vdecsys", "syscon"
17- #clock-cells: Must be 1
18
19The vdecsys controller uses the common clk binding from
20Documentation/devicetree/bindings/clock/clock-bindings.txt
21The available clocks are defined in dt-bindings/clock/mt*-clk.h.
22
23Example:
24
25vdecsys: clock-controller@16000000 {
26 compatible = "mediatek,mt8173-vdecsys", "syscon";
27 reg = <0 0x16000000 0 0x1000>;
28 #clock-cells = <1>;
29};