blob: 7de43bf41fdc5f4cf5c409559f8301431216c4d6 [file] [log] [blame]
Tom Rini53633a82024-02-29 12:33:36 -05001MediaTek g3dsys controller
2============================
3
4The MediaTek g3dsys controller provides various clocks and reset controller to
5the GPU.
6
7Required Properties:
8
9- compatible: Should be:
10 - "mediatek,mt2701-g3dsys", "syscon":
11 for MT2701 SoC
12 - "mediatek,mt7623-g3dsys", "mediatek,mt2701-g3dsys", "syscon":
13 for MT7623 SoC
14- #clock-cells: Must be 1
15- #reset-cells: Must be 1
16
17The g3dsys controller uses the common clk binding from
18Documentation/devicetree/bindings/clock/clock-bindings.txt
19The available clocks are defined in dt-bindings/clock/mt*-clk.h.
20
21Example:
22
23g3dsys: clock-controller@13000000 {
24 compatible = "mediatek,mt7623-g3dsys",
25 "mediatek,mt2701-g3dsys",
26 "syscon";
27 reg = <0 0x13000000 0 0x200>;
28 #clock-cells = <1>;
29 #reset-cells = <1>;
30};