blob: e477a6cd9e951629cfd88865b792e308008a70c6 [file] [log] [blame]
Jagan Teki70e882f2020-05-26 11:33:44 +08001#
2# Phy drivers for Rockchip platforms
3#
4
5menu "Rockchip PHY driver"
6
7config PHY_ROCKCHIP_INNO_USB2
8 bool "Rockchip INNO USB2PHY Driver"
9 depends on ARCH_ROCKCHIP
10 select PHY
11 help
12 Support for Rockchip USB2.0 PHY with Innosilicon IP block.
13
Jagan Teki9ab73482020-07-09 23:41:01 +053014config PHY_ROCKCHIP_PCIE
15 bool "Rockchip PCIe PHY Driver"
16 depends on ARCH_ROCKCHIP
17 select PHY
18 help
19 Enable this to support the Rockchip PCIe PHY.
20
Shawn Linaa2bd2e2021-01-15 18:01:21 +080021config PHY_ROCKCHIP_SNPS_PCIE3
22 bool "Rockchip Snps PCIe3 PHY Driver"
23 depends on PHY && ARCH_ROCKCHIP
24 help
25 Support for Rockchip PCIe3 PHY with Synopsys IP block.
Shawn Linc0649da2021-01-15 18:01:22 +080026 It could support PCIe Gen3 single root complex, and could
27 also be able splited into multiple combinations of lanes.
28
Shawn Linaa2bd2e2021-01-15 18:01:21 +080029
Jagan Teki573ba562020-05-26 11:33:45 +080030config PHY_ROCKCHIP_TYPEC
31 bool "Rockchip TYPEC PHY Driver"
32 depends on ARCH_ROCKCHIP
33 select PHY
34 help
35 Enable this to support the Rockchip USB TYPEC PHY.
36
Jagan Teki70e882f2020-05-26 11:33:44 +080037endmenu