Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 529e82043d50788d984b8fe7d1185bddc539a80e / . / drivers / mtd / spi / spi_flash_ids.c
blob: 54d491c8734fcfbee64905c18afcfb9104218e0a [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -0400[diff] [blame]1// SPDX-License-Identifier: GPL-2.0+
Jagannadha Sutradharudu Teki20e45bc2013-12-23 23:34:42 +0530[diff] [blame]2/*
Jagan Teki9b6b30b2016-10-30 23:16:22 +0530[diff] [blame]3 * SPI Flash ID's.
Jagannadha Sutradharudu Teki20e45bc2013-12-23 23:34:42 +0530[diff] [blame]4 *
Jagan Teki9b6b30b2016-10-30 23:16:22 +0530[diff] [blame]5 * Copyright (C) 2016 Jagan Teki <jagan@openedev.com>
Jagannadha Sutradharudu Teki20e45bc2013-12-23 23:34:42 +0530[diff] [blame]6 * Copyright (C) 2013 Jagannadha Sutradharudu Teki, Xilinx Inc.
Jagannadha Sutradharudu Teki20e45bc2013-12-23 23:34:42 +0530[diff] [blame]7 */
8
9#include <common.h>
Simon Glassdef92152014-10-13 23:41:55 -0600[diff] [blame]10#include <spi.h>
Jagannadha Sutradharudu Teki20e45bc2013-12-23 23:34:42 +0530[diff] [blame]11#include <spi_flash.h>
12
13#include "sf_internal.h"
14
Jagan Teki77ae47b2016-10-30 23:16:10 +0530[diff] [blame]15/* Used when the "_ext_id" is two bytes at most */
16#define INFO(_jedec_id, _ext_id, _sector_size, _n_sectors, _flags) \
17 .id = { \
18 ((_jedec_id) >> 16) & 0xff, \
19 ((_jedec_id) >> 8) & 0xff, \
20 (_jedec_id) & 0xff, \
21 ((_ext_id) >> 8) & 0xff, \
22 (_ext_id) & 0xff, \
23 }, \
24 .id_len = (!(_jedec_id) ? 0 : (3 + ((_ext_id) ? 2 : 0))), \
25 .sector_size = (_sector_size), \
Jagan Teki49e65792016-10-30 23:16:15 +0530[diff] [blame]26 .n_sectors = (_n_sectors), \
Jagan Teki77ae47b2016-10-30 23:16:10 +0530[diff] [blame]27 .page_size = 256, \
28 .flags = (_flags),
29
Jagan Tekifeaae762016-11-15 12:57:52 +0530[diff] [blame]30#define INFO6(_jedec_id, _ext_id, _sector_size, _n_sectors, _flags) \
31 .id = { \
32 ((_jedec_id) >> 16) & 0xff, \
33 ((_jedec_id) >> 8) & 0xff, \
34 (_jedec_id) & 0xff, \
35 ((_ext_id) >> 16) & 0xff, \
36 ((_ext_id) >> 8) & 0xff, \
37 (_ext_id) & 0xff, \
38 }, \
39 .id_len = 6, \
40 .sector_size = (_sector_size), \
41 .n_sectors = (_n_sectors), \
42 .page_size = 256, \
43 .flags = (_flags),
44
Jagan Teki77ae47b2016-10-30 23:16:10 +0530[diff] [blame]45const struct spi_flash_info spi_flash_ids[] = {
Jagannadha Sutradharudu Teki20e45bc2013-12-23 23:34:42 +0530[diff] [blame]46#ifdef CONFIG_SPI_FLASH_ATMEL /* ATMEL */
Jagan Teki368d14b2016-11-16 23:25:10 +0530[diff] [blame]47 {"at45db011d", INFO(0x1f2200, 0x0, 64 * 1024, 4, SECT_4K) },
48 {"at45db021d", INFO(0x1f2300, 0x0, 64 * 1024, 8, SECT_4K) },
49 {"at45db041d", INFO(0x1f2400, 0x0, 64 * 1024, 8, SECT_4K) },
50 {"at45db081d", INFO(0x1f2500, 0x0, 64 * 1024, 16, SECT_4K) },
51 {"at45db161d", INFO(0x1f2600, 0x0, 64 * 1024, 32, SECT_4K) },
52 {"at45db321d", INFO(0x1f2700, 0x0, 64 * 1024, 64, SECT_4K) },
53 {"at45db641d", INFO(0x1f2800, 0x0, 64 * 1024, 128, SECT_4K) },
54 {"at25df321a", INFO(0x1f4701, 0x0, 64 * 1024, 64, SECT_4K) },
55 {"at25df321", INFO(0x1f4700, 0x0, 64 * 1024, 64, SECT_4K) },
56 {"at26df081a", INFO(0x1f4501, 0x0, 64 * 1024, 16, SECT_4K) },
Jagannadha Sutradharudu Teki20e45bc2013-12-23 23:34:42 +0530[diff] [blame]57#endif
58#ifdef CONFIG_SPI_FLASH_EON /* EON */
Jagan Teki368d14b2016-11-16 23:25:10 +0530[diff] [blame]59 {"en25q32b", INFO(0x1c3016, 0x0, 64 * 1024, 64, 0) },
60 {"en25q64", INFO(0x1c3017, 0x0, 64 * 1024, 128, SECT_4K) },
61 {"en25q128b", INFO(0x1c3018, 0x0, 64 * 1024, 256, 0) },
62 {"en25s64", INFO(0x1c3817, 0x0, 64 * 1024, 128, 0) },
Jagannadha Sutradharudu Teki20e45bc2013-12-23 23:34:42 +0530[diff] [blame]63#endif
64#ifdef CONFIG_SPI_FLASH_GIGADEVICE /* GIGADEVICE */
Jagan Teki368d14b2016-11-16 23:25:10 +0530[diff] [blame]65 {"gd25q64b", INFO(0xc84017, 0x0, 64 * 1024, 128, SECT_4K) },
Carlo Caionebaf207c2018-06-02 14:06:17 +0100[diff] [blame]66 {"gd25q32b", INFO(0xc84016, 0x0, 64 * 1024, 64, SECT_4K) },
Jagan Teki368d14b2016-11-16 23:25:10 +0530[diff] [blame]67 {"gd25lq32", INFO(0xc86016, 0x0, 64 * 1024, 64, SECT_4K) },
Jagannadha Sutradharudu Teki20e45bc2013-12-23 23:34:42 +0530[diff] [blame]68#endif
Jagan Teki2e5615c2015-09-04 18:25:45 +0530[diff] [blame]69#ifdef CONFIG_SPI_FLASH_ISSI /* ISSI */
Sean Nyekjaer7beac042017-12-15 08:51:54 +0100[diff] [blame]70 {"is25lq040b", INFO(0x9d4013, 0x0, 64 * 1024, 8, 0) },
Jagan Teki368d14b2016-11-16 23:25:10 +0530[diff] [blame]71 {"is25lp032", INFO(0x9d6016, 0x0, 64 * 1024, 64, 0) },
72 {"is25lp064", INFO(0x9d6017, 0x0, 64 * 1024, 128, 0) },
73 {"is25lp128", INFO(0x9d6018, 0x0, 64 * 1024, 256, 0) },
Marek Vasut1e3b4a62018-02-21 21:12:02 +0100[diff] [blame]74 {"is25lp256", INFO(0x9d6019, 0x0, 64 * 1024, 512, 0) },
Kimmo Rautkoskiba38ff22018-05-14 09:30:26 +0300[diff] [blame]75 {"is25wp032", INFO(0x9d7016, 0x0, 64 * 1024, 64, RD_FULL | SECT_4K) },
76 {"is25wp064", INFO(0x9d7017, 0x0, 64 * 1024, 128, RD_FULL | SECT_4K) },
77 {"is25wp128", INFO(0x9d7018, 0x0, 64 * 1024, 256, RD_FULL | SECT_4K) },
Jagan Teki2e5615c2015-09-04 18:25:45 +0530[diff] [blame]78#endif
Jagannadha Sutradharudu Teki20e45bc2013-12-23 23:34:42 +0530[diff] [blame]79#ifdef CONFIG_SPI_FLASH_MACRONIX /* MACRONIX */
Jagan Teki368d14b2016-11-16 23:25:10 +0530[diff] [blame]80 {"mx25l2006e", INFO(0xc22012, 0x0, 64 * 1024, 4, 0) },
81 {"mx25l4005", INFO(0xc22013, 0x0, 64 * 1024, 8, 0) },
82 {"mx25l8005", INFO(0xc22014, 0x0, 64 * 1024, 16, 0) },
83 {"mx25l1605d", INFO(0xc22015, 0x0, 64 * 1024, 32, 0) },
84 {"mx25l3205d", INFO(0xc22016, 0x0, 64 * 1024, 64, 0) },
85 {"mx25l6405d", INFO(0xc22017, 0x0, 64 * 1024, 128, 0) },
86 {"mx25l12805", INFO(0xc22018, 0x0, 64 * 1024, 256, RD_FULL | WR_QPP) },
87 {"mx25l25635f", INFO(0xc22019, 0x0, 64 * 1024, 512, RD_FULL | WR_QPP) },
88 {"mx25l51235f", INFO(0xc2201a, 0x0, 64 * 1024, 1024, RD_FULL | WR_QPP) },
Bin Meng78d55de2017-07-23 07:44:36 -0700[diff] [blame]89 {"mx25u6435f", INFO(0xc22537, 0x0, 64 * 1024, 128, RD_FULL | WR_QPP) },
Jagan Teki368d14b2016-11-16 23:25:10 +0530[diff] [blame]90 {"mx25l12855e", INFO(0xc22618, 0x0, 64 * 1024, 256, RD_FULL | WR_QPP) },
ricka57b4802017-08-28 10:09:01 +0800[diff] [blame]91 {"mx25u1635e", INFO(0xc22535, 0x0, 64 * 1024, 32, SECT_4K) },
Marek Vasut9105e432018-05-17 14:49:03 +0200[diff] [blame]92 {"mx25u25635f", INFO(0xc22539, 0x0, 64 * 1024, 512, RD_FULL | WR_QPP) },
Radu Bacrau7cb3e462016-11-21 18:27:19 -0600[diff] [blame]93 {"mx66u51235f", INFO(0xc2253a, 0x0, 64 * 1024, 1024, RD_FULL | WR_QPP) },
94 {"mx66l1g45g", INFO(0xc2201b, 0x0, 64 * 1024, 2048, RD_FULL | WR_QPP) },
Jagannadha Sutradharudu Teki20e45bc2013-12-23 23:34:42 +0530[diff] [blame]95#endif
96#ifdef CONFIG_SPI_FLASH_SPANSION /* SPANSION */
Jagan Teki368d14b2016-11-16 23:25:10 +0530[diff] [blame]97 {"s25fl008a", INFO(0x010213, 0x0, 64 * 1024, 16, 0) },
98 {"s25fl016a", INFO(0x010214, 0x0, 64 * 1024, 32, 0) },
99 {"s25fl032a", INFO(0x010215, 0x0, 64 * 1024, 64, 0) },
100 {"s25fl064a", INFO(0x010216, 0x0, 64 * 1024, 128, 0) },
Sean Nyekjaerc215a302018-04-04 11:50:54 +0200[diff] [blame]101 {"s25fl208k", INFO(0x014014, 0x0, 64 * 1024, 16, 0) },
Marek Vasut20d2ee32017-09-14 23:15:10 +0200[diff] [blame]102 {"s25fl116k", INFO(0x014015, 0x0, 64 * 1024, 32, 0) },
Jagan Teki368d14b2016-11-16 23:25:10 +0530[diff] [blame]103 {"s25fl164k", INFO(0x014017, 0x0140, 64 * 1024, 128, 0) },
104 {"s25fl128p_256k", INFO(0x012018, 0x0300, 256 * 1024, 64, RD_FULL | WR_QPP) },
105 {"s25fl128p_64k", INFO(0x012018, 0x0301, 64 * 1024, 256, RD_FULL | WR_QPP) },
106 {"s25fl032p", INFO(0x010215, 0x4d00, 64 * 1024, 64, RD_FULL | WR_QPP) },
107 {"s25fl064p", INFO(0x010216, 0x4d00, 64 * 1024, 128, RD_FULL | WR_QPP) },
108 {"s25fl128s_256k", INFO(0x012018, 0x4d00, 256 * 1024, 64, RD_FULL | WR_QPP) },
109 {"s25fl128s_64k", INFO(0x012018, 0x4d01, 64 * 1024, 256, RD_FULL | WR_QPP) },
110 {"s25fl256s_256k", INFO(0x010219, 0x4d00, 256 * 1024, 128, RD_FULL | WR_QPP) },
Jagan Teki368d14b2016-11-16 23:25:10 +0530[diff] [blame]111 {"s25fs256s_64k", INFO6(0x010219, 0x4d0181, 64 * 1024, 512, RD_FULL | WR_QPP | SECT_4K) },
Vsevolod Gribov4c4b1112017-09-15 17:21:07 +0300[diff] [blame]112 {"s25fl256s_64k", INFO(0x010219, 0x4d01, 64 * 1024, 512, RD_FULL | WR_QPP) },
Ashish Kumar529e8202018-06-25 15:45:11 +0530[diff] [blame^]113 {"s25fs512s", INFO6(0x010220, 0x4d0081, 256 * 1024, 256, RD_FULL | WR_QPP | SECT_4K) },
Jagan Teki368d14b2016-11-16 23:25:10 +0530[diff] [blame]114 {"s25fl512s_256k", INFO(0x010220, 0x4d00, 256 * 1024, 256, RD_FULL | WR_QPP) },
115 {"s25fl512s_64k", INFO(0x010220, 0x4d01, 64 * 1024, 1024, RD_FULL | WR_QPP) },
116 {"s25fl512s_512k", INFO(0x010220, 0x4f00, 256 * 1024, 256, RD_FULL | WR_QPP) },
Jagannadha Sutradharudu Teki20e45bc2013-12-23 23:34:42 +0530[diff] [blame]117#endif
118#ifdef CONFIG_SPI_FLASH_STMICRO /* STMICRO */
Jagan Teki368d14b2016-11-16 23:25:10 +0530[diff] [blame]119 {"m25p10", INFO(0x202011, 0x0, 32 * 1024, 4, 0) },
120 {"m25p20", INFO(0x202012, 0x0, 64 * 1024, 4, 0) },
121 {"m25p40", INFO(0x202013, 0x0, 64 * 1024, 8, 0) },
122 {"m25p80", INFO(0x202014, 0x0, 64 * 1024, 16, 0) },
123 {"m25p16", INFO(0x202015, 0x0, 64 * 1024, 32, 0) },
124 {"m25pE16", INFO(0x208015, 0x1000, 64 * 1024, 32, 0) },
125 {"m25pX16", INFO(0x207115, 0x1000, 64 * 1024, 32, RD_QUAD | RD_DUAL) },
126 {"m25p32", INFO(0x202016, 0x0, 64 * 1024, 64, 0) },
127 {"m25p64", INFO(0x202017, 0x0, 64 * 1024, 128, 0) },
128 {"m25p128", INFO(0x202018, 0x0, 256 * 1024, 64, 0) },
129 {"m25pX64", INFO(0x207117, 0x0, 64 * 1024, 128, SECT_4K) },
130 {"n25q016a", INFO(0x20bb15, 0x0, 64 * 1024, 32, SECT_4K) },
131 {"n25q32", INFO(0x20ba16, 0x0, 64 * 1024, 64, RD_FULL | WR_QPP | SECT_4K) },
132 {"n25q32a", INFO(0x20bb16, 0x0, 64 * 1024, 64, RD_FULL | WR_QPP | SECT_4K) },
133 {"n25q64", INFO(0x20ba17, 0x0, 64 * 1024, 128, RD_FULL | WR_QPP | SECT_4K) },
134 {"n25q64a", INFO(0x20bb17, 0x0, 64 * 1024, 128, RD_FULL | WR_QPP | SECT_4K) },
135 {"n25q128", INFO(0x20ba18, 0x0, 64 * 1024, 256, RD_FULL | WR_QPP) },
136 {"n25q128a", INFO(0x20bb18, 0x0, 64 * 1024, 256, RD_FULL | WR_QPP) },
137 {"n25q256", INFO(0x20ba19, 0x0, 64 * 1024, 512, RD_FULL | WR_QPP | SECT_4K) },
138 {"n25q256a", INFO(0x20bb19, 0x0, 64 * 1024, 512, RD_FULL | WR_QPP | SECT_4K) },
139 {"n25q512", INFO(0x20ba20, 0x0, 64 * 1024, 1024, RD_FULL | WR_QPP | E_FSR | SECT_4K) },
140 {"n25q512a", INFO(0x20bb20, 0x0, 64 * 1024, 1024, RD_FULL | WR_QPP | E_FSR | SECT_4K) },
141 {"n25q1024", INFO(0x20ba21, 0x0, 64 * 1024, 2048, RD_FULL | WR_QPP | E_FSR | SECT_4K) },
142 {"n25q1024a", INFO(0x20bb21, 0x0, 64 * 1024, 2048, RD_FULL | WR_QPP | E_FSR | SECT_4K) },
Radu Bacrau7cb3e462016-11-21 18:27:19 -0600[diff] [blame]143 {"mt25qu02g", INFO(0x20bb22, 0x0, 64 * 1024, 4096, RD_FULL | WR_QPP | E_FSR | SECT_4K) },
144 {"mt25ql02g", INFO(0x20ba22, 0x0, 64 * 1024, 4096, RD_FULL | WR_QPP | E_FSR | SECT_4K) },
Yogesh Gaurb29ce242017-08-31 10:26:31 +0530[diff] [blame]145 {"mt35xu512g", INFO6(0x2c5b1a, 0x104100, 128 * 1024, 512, E_FSR | SECT_4K) },
Jagannadha Sutradharudu Teki20e45bc2013-12-23 23:34:42 +0530[diff] [blame]146#endif
147#ifdef CONFIG_SPI_FLASH_SST /* SST */
Jagan Teki368d14b2016-11-16 23:25:10 +0530[diff] [blame]148 {"sst25vf040b", INFO(0xbf258d, 0x0, 64 * 1024, 8, SECT_4K | SST_WR) },
149 {"sst25vf080b", INFO(0xbf258e, 0x0, 64 * 1024, 16, SECT_4K | SST_WR) },
150 {"sst25vf016b", INFO(0xbf2541, 0x0, 64 * 1024, 32, SECT_4K | SST_WR) },
151 {"sst25vf032b", INFO(0xbf254a, 0x0, 64 * 1024, 64, SECT_4K | SST_WR) },
152 {"sst25vf064c", INFO(0xbf254b, 0x0, 64 * 1024, 128, SECT_4K) },
153 {"sst25wf512", INFO(0xbf2501, 0x0, 64 * 1024, 1, SECT_4K | SST_WR) },
154 {"sst25wf010", INFO(0xbf2502, 0x0, 64 * 1024, 2, SECT_4K | SST_WR) },
155 {"sst25wf020", INFO(0xbf2503, 0x0, 64 * 1024, 4, SECT_4K | SST_WR) },
156 {"sst25wf040", INFO(0xbf2504, 0x0, 64 * 1024, 8, SECT_4K | SST_WR) },
157 {"sst25wf040b", INFO(0x621613, 0x0, 64 * 1024, 8, SECT_4K) },
158 {"sst25wf080", INFO(0xbf2505, 0x0, 64 * 1024, 16, SECT_4K | SST_WR) },
Eugeniy Paltsev885f6af2018-04-10 14:40:45 +0300[diff] [blame]159 {"sst26wf016", INFO(0xbf2651, 0x0, 64 * 1024, 32, SECT_4K) },
160 {"sst26wf032", INFO(0xbf2622, 0x0, 64 * 1024, 64, SECT_4K) },
161 {"sst26wf064", INFO(0xbf2643, 0x0, 64 * 1024, 128, SECT_4K) },
Jagannadha Sutradharudu Teki20e45bc2013-12-23 23:34:42 +0530[diff] [blame]162#endif
163#ifdef CONFIG_SPI_FLASH_WINBOND /* WINBOND */
Jagan Teki368d14b2016-11-16 23:25:10 +0530[diff] [blame]164 {"w25p80", INFO(0xef2014, 0x0, 64 * 1024, 16, 0) },
165 {"w25p16", INFO(0xef2015, 0x0, 64 * 1024, 32, 0) },
166 {"w25p32", INFO(0xef2016, 0x0, 64 * 1024, 64, 0) },
167 {"w25x40", INFO(0xef3013, 0x0, 64 * 1024, 8, SECT_4K) },
168 {"w25x16", INFO(0xef3015, 0x0, 64 * 1024, 32, SECT_4K) },
169 {"w25x32", INFO(0xef3016, 0x0, 64 * 1024, 64, SECT_4K) },
170 {"w25x64", INFO(0xef3017, 0x0, 64 * 1024, 128, SECT_4K) },
171 {"w25q80bl", INFO(0xef4014, 0x0, 64 * 1024, 16, RD_FULL | WR_QPP | SECT_4K) },
172 {"w25q16cl", INFO(0xef4015, 0x0, 64 * 1024, 32, RD_FULL | WR_QPP | SECT_4K) },
173 {"w25q32bv", INFO(0xef4016, 0x0, 64 * 1024, 64, RD_FULL | WR_QPP | SECT_4K) },
174 {"w25q64cv", INFO(0xef4017, 0x0, 64 * 1024, 128, RD_FULL | WR_QPP | SECT_4K) },
175 {"w25q128bv", INFO(0xef4018, 0x0, 64 * 1024, 256, RD_FULL | WR_QPP | SECT_4K) },
176 {"w25q256", INFO(0xef4019, 0x0, 64 * 1024, 512, RD_FULL | WR_QPP | SECT_4K) },
177 {"w25q80bw", INFO(0xef5014, 0x0, 64 * 1024, 16, RD_FULL | WR_QPP | SECT_4K) },
178 {"w25q16dw", INFO(0xef6015, 0x0, 64 * 1024, 32, RD_FULL | WR_QPP | SECT_4K) },
179 {"w25q32dw", INFO(0xef6016, 0x0, 64 * 1024, 64, RD_FULL | WR_QPP | SECT_4K) },
180 {"w25q64dw", INFO(0xef6017, 0x0, 64 * 1024, 128, RD_FULL | WR_QPP | SECT_4K) },
181 {"w25q128fw", INFO(0xef6018, 0x0, 64 * 1024, 256, RD_FULL | WR_QPP | SECT_4K) },
Marek Vasute9b668d2018-05-16 16:45:18 +0200[diff] [blame]182 {"w25q256fw", INFO(0xef6019, 0x0, 64 * 1024, 512, RD_FULL | WR_QPP | SECT_4K) },
Jagannadha Sutradharudu Teki20e45bc2013-12-23 23:34:42 +0530[diff] [blame]183#endif
Simon Glass49c753d2014-09-15 06:33:36 -0600[diff] [blame]184 {}, /* Empty entry to terminate the list */
Jagannadha Sutradharudu Teki20e45bc2013-12-23 23:34:42 +0530[diff] [blame]185 /*
186 * Note:
187 * Below paired flash devices has similar spi_flash params.
Jagan Teki368d14b2016-11-16 23:25:10 +0530[diff] [blame]188 * (s25fl129p_64k, s25fl128s_64k)
189 * (w25q80bl, w25q80bv)
190 * (w25q16cl, w25q16dv)
191 * (w25q32bv, w25q32fv_spi)
192 * (w25q64cv, w25q64fv_spi)
193 * (w25q128bv, w25q128fv_spi)
194 * (w25q32dw, w25q32fv_qpi)
195 * (w25q64dw, w25q64fv_qpi)
196 * (w25q128fw, w25q128fv_qpi)
Marek Vasute9b668d2018-05-16 16:45:18 +0200[diff] [blame]197 * (w25q256fw, w25q256fv_qpi)
Jagannadha Sutradharudu Teki20e45bc2013-12-23 23:34:42 +0530[diff] [blame]198 */
199};