blob: 65923e92c591051ab1a5b65a9173a3f983128e27 [file] [log] [blame]
wdenk51108172004-06-09 15:37:23 +00001/*
2 * (C) Copyright 2002
3 * Kyle Harris, Nexus Technologies, Inc. kharris@nexus-tech.net
4 *
5 * (C) Copyright 2002
6 * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
7 * Marius Groeger <mgroeger@sysgo.de>
8 *
9 * See file CREDITS for list of people who contributed to this
10 * project.
11 *
12 * This program is free software; you can redistribute it and/or
13 * modify it under the terms of the GNU General Public License as
14 * published by the Free Software Foundation; either version 2 of
15 * the License, or (at your option) any later version.
16 *
17 * This program is distributed in the hope that it will be useful,
18 * but WITHOUT ANY WARRANTY; without even the implied warranty of
19 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
20 * GNU General Public License for more details.
21 *
22 * You should have received a copy of the GNU General Public License
23 * along with this program; if not, write to the Free Software
24 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
25 * MA 02111-1307 USA
26 */
27
28#include <common.h>
29
Wolfgang Denk6405a152006-03-31 18:32:53 +020030DECLARE_GLOBAL_DATA_PTR;
31
wdenk51108172004-06-09 15:37:23 +000032/*
33 * Miscelaneous platform dependent initialisations
34 */
35
36int board_init (void)
37{
wdenk51108172004-06-09 15:37:23 +000038 /* memory and cpu-speed are setup before relocation */
39 /* so we do _nothing_ here */
40
41 /* arch number */
wdenk767fbd42004-10-10 18:41:04 +000042 gd->bd->bi_arch_number = MACH_TYPE_XSENGINE;
wdenk51108172004-06-09 15:37:23 +000043
44 /* adress of boot parameters */
45 gd->bd->bi_boot_params = 0xa0000100;
46
47 return 0;
48}
49
Jean-Christophe PLAGNIOL-VILLARDc7039c22008-01-14 22:38:55 +010050int board_late_init (void)
wdenk51108172004-06-09 15:37:23 +000051{
52 setenv ("stdout", "serial");
53 setenv ("stderr", "serial");
54 return 0;
55}
56
57int dram_init (void)
58{
wdenk51108172004-06-09 15:37:23 +000059 gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
60 gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
61
62 return 0;
63}