Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 4f942f8bf2794d8c922aa8f05421bf50b1492c0f / . / configs / stv0991_defconfig
blob: f2e8677e0950af88737b2cbddede1389de1fcd82 [file] [log] [blame]
Vikas Manocha33913c52014-11-18 10:42:22 -0800[diff] [blame]1CONFIG_ARM=y
Trevor Woernerba64b8b2019-05-03 09:40:59 -0400[diff] [blame]2CONFIG_SYS_DCACHE_OFF=y
Vikas Manocha33913c52014-11-18 10:42:22 -0800[diff] [blame]3CONFIG_TARGET_STV0991=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]4CONFIG_SYS_TEXT_BASE=0x00010000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]5CONFIG_SYS_MALLOC_LEN=0x14000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]6CONFIG_NR_DRAM_BANKS=1
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]7CONFIG_ENV_SIZE=0x10000
8CONFIG_ENV_OFFSET=0x30000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]9CONFIG_ENV_SECT_SIZE=0x10000
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame]10CONFIG_DEFAULT_DEVICE_TREE="stv0991"
Tom Rinice53ec82022-08-23 15:24:14 -0400[diff] [blame]11CONFIG_SYS_PROMPT="STV0991> "
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]12CONFIG_SYS_LOAD_ADDR=0x0
13CONFIG_ENV_ADDR=0x188000
Tom Rini76fbc6f2022-04-01 10:33:18 -0400[diff] [blame]14CONFIG_SYS_MEMTEST_START=0x00000000
15CONFIG_SYS_MEMTEST_END=0x00100000
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]16CONFIG_BOOTDELAY=3
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]17CONFIG_AUTOBOOT_KEYED=y
18CONFIG_AUTOBOOT_PROMPT="Hit SPACE in %d seconds to stop autoboot.\n"
19CONFIG_AUTOBOOT_STOP_STR=" "
Tom Rini5ddf1722021-11-10 09:11:40 -0500[diff] [blame]20CONFIG_USE_BOOTCOMMAND=y
21CONFIG_BOOTCOMMAND="go 0x40040000"
Lokesh Vutlafbad3702016-10-08 14:41:44 -0400[diff] [blame]22# CONFIG_DISPLAY_CPUINFO is not set
Lokesh Vutla94d95e42016-10-11 21:33:46 -0400[diff] [blame]23# CONFIG_DISPLAY_BOARDINFO is not set
Simon Glass7a99a872017-01-23 13:31:20 -0700[diff] [blame]24CONFIG_BOARD_EARLY_INIT_F=y
Adam Ford58dbf862018-02-06 07:58:59 -0600[diff] [blame]25# CONFIG_AUTO_COMPLETE is not set
Tom Rinicbfa1392022-05-11 17:38:09 -0400[diff] [blame]26CONFIG_SYS_PBSIZE=1050
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]27CONFIG_CMD_MEMTEST=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]28CONFIG_CMD_SPI=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]29# CONFIG_CMD_SETEXPR is not set
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]30CONFIG_CMD_PING=y
Simon Glass2347daa2015-08-19 09:33:42 -0600[diff] [blame]31CONFIG_OF_CONTROL=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]32CONFIG_ENV_IS_IN_SPI_FLASH=y
Tom Rini9834b902017-03-13 13:48:42 -0400[diff] [blame]33# CONFIG_MMC is not set
Bin Meng27f5b192015-11-25 05:34:54 -0800[diff] [blame]34CONFIG_SPI_FLASH_STMICRO=y
35CONFIG_SPI_FLASH_WINBOND=y
Alexandru Gagniuc4e24ff62017-08-01 17:20:00 -0700[diff] [blame]36CONFIG_PHY_MICREL=y
James Byrnebc292c22019-03-06 12:48:27 +0000[diff] [blame]37CONFIG_PHY_MICREL_KSZ8XXX=y
Tom Rini6c851512022-03-18 08:38:26 -0400[diff] [blame]38CONFIG_PHY_RESET_DELAY=10000
Joe Hershbergera274ded2015-05-12 14:46:24 -0500[diff] [blame]39CONFIG_ETH_DESIGNWARE=y
Tom Rini7ac21a32022-06-15 12:03:43 -0400[diff] [blame]40CONFIG_DW_ALTDESCRIPTOR=y
Adam Ford53705472018-07-20 23:03:57 -0500[diff] [blame]41CONFIG_MII=y
Bin Meng72a049d2015-11-25 05:34:53 -0800[diff] [blame]42CONFIG_CADENCE_QSPI=y
Tom Rini3fb5b2f2022-03-30 18:07:23 -0400[diff] [blame]43CONFIG_HAS_CQSPI_REF_CLK=y
44CONFIG_CQSPI_REF_CLK=3000000