Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 4ddbadeba67623858434e20a966e168607aac7f1 / . / configs / tinker-s-rk3288_defconfig
blob: 072012e066be0a6d1084890309f64f15cb009126 [file] [log] [blame]
Michael Trimarchi0ae07f62019-11-15 22:07:24 +0100[diff] [blame]1CONFIG_ARM=y
Tom Rinie1e85442021-08-27 21:18:30 -0400[diff] [blame]2CONFIG_SPL_SKIP_LOWLEVEL_INIT_ONLY=y
3CONFIG_TPL_SKIP_LOWLEVEL_INIT_ONLY=y
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]4CONFIG_SYS_ARCH_TIMER=y
Michael Trimarchi0ae07f62019-11-15 22:07:24 +0100[diff] [blame]5CONFIG_ARCH_ROCKCHIP=y
6CONFIG_SYS_TEXT_BASE=0x01000000
Tom Rini28862bf2019-11-21 08:30:45 -0500[diff] [blame]7CONFIG_SYS_MALLOC_F_LEN=0x4000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]8CONFIG_SPL_GPIO=y
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]9CONFIG_NR_DRAM_BANKS=1
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]10CONFIG_DEFAULT_DEVICE_TREE="rk3288-tinker-s"
Michael Trimarchi0ae07f62019-11-15 22:07:24 +0100[diff] [blame]11CONFIG_ROCKCHIP_RK3288=y
12CONFIG_TARGET_TINKER_RK3288=y
Tom Rini28862bf2019-11-21 08:30:45 -0500[diff] [blame]13CONFIG_SPL_STACK_R_ADDR=0x800000
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]14CONFIG_SPL_SIZE_LIMIT=0x4b000
Michael Trimarchi0ae07f62019-11-15 22:07:24 +0100[diff] [blame]15CONFIG_DEBUG_UART_BASE=0xff690000
16CONFIG_DEBUG_UART_CLOCK=24000000
Tom Rini0997ee02021-08-23 10:25:31 -0400[diff] [blame]17CONFIG_SYS_LOAD_ADDR=0x800800
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]18CONFIG_DEBUG_UART=y
Tom Rini4ddbade2022-05-25 12:16:03 -0400[diff] [blame^]19CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
20CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x100000
Michael Trimarchi0ae07f62019-11-15 22:07:24 +0100[diff] [blame]21# CONFIG_ANDROID_BOOT_IMAGE is not set
22CONFIG_USE_PREBOOT=y
Michael Trimarchi0ae07f62019-11-15 22:07:24 +0100[diff] [blame]23CONFIG_DEFAULT_FDT_FILE="rk3288-tinker-s.dtb"
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]24CONFIG_SILENT_CONSOLE=y
Michael Trimarchi0ae07f62019-11-15 22:07:24 +0100[diff] [blame]25CONFIG_DISPLAY_BOARDINFO_LATE=y
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]26CONFIG_SPL_PAD_TO=0x7f8000
Tom Rini0cb89e72022-05-19 15:09:22 -0400[diff] [blame]27CONFIG_SPL_NO_BSS_LIMIT=y
Michael Trimarchi0ae07f62019-11-15 22:07:24 +0100[diff] [blame]28CONFIG_SPL_STACK_R=y
29CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x300000
Simon Glassbccfc2e2021-07-10 21:14:36 -0600[diff] [blame]30CONFIG_SPL_I2C=y
Simon Glasse91ac4c2021-07-10 21:14:24 -0600[diff] [blame]31CONFIG_SPL_POWER=y
Michael Trimarchi0ae07f62019-11-15 22:07:24 +0100[diff] [blame]32CONFIG_CMD_GPIO=y
33CONFIG_CMD_GPT=y
34CONFIG_CMD_I2C=y
35CONFIG_CMD_MMC=y
Michael Trimarchi0ae07f62019-11-15 22:07:24 +0100[diff] [blame]36CONFIG_CMD_SPI=y
37CONFIG_CMD_USB=y
38CONFIG_CMD_USB_MASS_STORAGE=y
39# CONFIG_CMD_SETEXPR is not set
40CONFIG_CMD_BMP=y
41CONFIG_CMD_CACHE=y
42CONFIG_CMD_TIME=y
43CONFIG_CMD_PMIC=y
44CONFIG_CMD_REGULATOR=y
45# CONFIG_SPL_DOS_PARTITION is not set
46# CONFIG_SPL_EFI_PARTITION is not set
Michael Trimarchi0ae07f62019-11-15 22:07:24 +0100[diff] [blame]47CONFIG_SPL_OF_CONTROL=y
Michael Trimarchi0ae07f62019-11-15 22:07:24 +0100[diff] [blame]48CONFIG_OF_SPL_REMOVE_PROPS="clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
49CONFIG_ENV_IS_IN_MMC=y
Tom Rini28862bf2019-11-21 08:30:45 -0500[diff] [blame]50CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Tom Rinieb1f9092020-07-24 17:14:47 -0400[diff] [blame]51CONFIG_SYS_MMC_ENV_DEV=1
Michael Trimarchi0ae07f62019-11-15 22:07:24 +0100[diff] [blame]52CONFIG_REGMAP=y
53CONFIG_SPL_REGMAP=y
54CONFIG_SYSCON=y
55CONFIG_SPL_SYSCON=y
56# CONFIG_SPL_SIMPLE_BUS is not set
57CONFIG_CLK=y
58CONFIG_SPL_CLK=y
Michael Trimarchi0ae07f62019-11-15 22:07:24 +0100[diff] [blame]59CONFIG_FASTBOOT_CMD_OEM_FORMAT=y
60CONFIG_ROCKCHIP_GPIO=y
61CONFIG_SYS_I2C_ROCKCHIP=y
62CONFIG_MISC=y
63CONFIG_I2C_EEPROM=y
64CONFIG_MMC_DW=y
65CONFIG_MMC_DW_ROCKCHIP=y
Michael Trimarchi0ae07f62019-11-15 22:07:24 +0100[diff] [blame]66CONFIG_SF_DEFAULT_SPEED=20000000
67CONFIG_DM_ETH=y
68CONFIG_ETH_DESIGNWARE=y
69CONFIG_GMAC_ROCKCHIP=y
70CONFIG_PINCTRL=y
71CONFIG_SPL_PINCTRL=y
72CONFIG_DM_PMIC=y
73CONFIG_PMIC_RK8XX=y
Simon Glass6343ffb2021-08-08 12:20:25 -0600[diff] [blame]74CONFIG_SPL_PMIC_RK8XX=y
Michael Trimarchi0ae07f62019-11-15 22:07:24 +0100[diff] [blame]75CONFIG_SPL_DM_REGULATOR=y
76CONFIG_DM_REGULATOR_FIXED=y
77CONFIG_SPL_DM_REGULATOR_FIXED=y
78CONFIG_REGULATOR_RK8XX=y
79CONFIG_PWM_ROCKCHIP=y
80CONFIG_RAM=y
81CONFIG_SPL_RAM=y
82CONFIG_DEBUG_UART_SHIFT=2
83CONFIG_SYSRESET=y
84CONFIG_USB=y
85CONFIG_USB_DWC2=y
86CONFIG_ROCKCHIP_USB2_PHY=y
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]87CONFIG_USB_KEYBOARD=y
Michael Trimarchi0ae07f62019-11-15 22:07:24 +0100[diff] [blame]88CONFIG_USB_HOST_ETHER=y
89CONFIG_USB_ETHER_ASIX=y
90CONFIG_USB_ETHER_SMSC95XX=y
Tom Rini2c082ab2021-07-26 21:10:37 -0400[diff] [blame]91CONFIG_USB_GADGET=y
92CONFIG_USB_GADGET_DWC2_OTG=y
Michael Trimarchi0ae07f62019-11-15 22:07:24 +0100[diff] [blame]93CONFIG_DM_VIDEO=y
Anatolij Gustschindba36702020-02-04 22:43:06 +0100[diff] [blame]94# CONFIG_VIDEO_BPP8 is not set
Michael Trimarchi0ae07f62019-11-15 22:07:24 +0100[diff] [blame]95CONFIG_DISPLAY=y
96CONFIG_VIDEO_ROCKCHIP=y
97CONFIG_DISPLAY_ROCKCHIP_HDMI=y
98CONFIG_CONSOLE_SCROLL_LINES=10
Tom Rini28862bf2019-11-21 08:30:45 -0500[diff] [blame]99CONFIG_CMD_DHRYSTONE=y
100CONFIG_ERRNO_STR=y