blob: 5eb17f9d55467fd784e43e4fbfed8ec4a69bdbd8 [file] [log] [blame]
Jagan Teki783acfd2020-01-09 14:22:17 +05301/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
2/*
3 * (C) Copyright 2019 Amarula Solutions.
4 * Author: Jagan Teki <jagan@amarulasolutions.com>
5 */
6
7#ifndef _ROCKCHIP_CLOCK_H
8#define _ROCKCHIP_CLOCK_H
9
Simon Glass4dcacfc2020-05-10 11:40:13 -060010#ifndef __ASSEMBLY__
11#include <linux/bitops.h>
12#endif
13
Jagan Teki783acfd2020-01-09 14:22:17 +053014#if defined(CONFIG_ROCKCHIP_RK3288)
15# include <asm/arch-rockchip/cru_rk3288.h>
16#elif defined(CONFIG_ROCKCHIP_RK3399)
17# include <asm/arch-rockchip/cru_rk3399.h>
18#endif
19
Jagan Teki4fe57d22020-01-09 14:22:18 +053020/* CRU_GLB_RST_ST */
21enum {
22 GLB_POR_RST,
23 FST_GLB_RST_ST = BIT(0),
24 SND_GLB_RST_ST = BIT(1),
25 FST_GLB_TSADC_RST_ST = BIT(2),
26 SND_GLB_TSADC_RST_ST = BIT(3),
27 FST_GLB_WDT_RST_ST = BIT(4),
28 SND_GLB_WDT_RST_ST = BIT(5),
29 GLB_RST_ST_MASK = GENMASK(5, 0),
30};
31
Jagan Teki783acfd2020-01-09 14:22:17 +053032#define MHz 1000000
33
34#endif /* _ROCKCHIP_CLOCK_H */