Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / 4d9c188483f74849f53deabf304d8d2e8a9b5399 / . / board / freescale / m5373evb / u-boot.lds
blob: d30a401be93ed146d3df5e64516b68dcea1f88fb [file] [log] [blame]
TsiChungLiewf7d060c2008-01-14 17:19:54 -0600[diff] [blame]1/*
2 * (C) Copyright 2000
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24OUTPUT_ARCH(m68k)
TsiChungLiewf7d060c2008-01-14 17:19:54 -0600[diff] [blame]25/* Do we need any of these for elf?
26 __DYNAMIC = 0; */
27SECTIONS
28{
29 /* Read-only sections, merged into text segment: */
30 . = + SIZEOF_HEADERS;
31 .interp : { *(.interp) }
32 .hash : { *(.hash) }
33 .dynsym : { *(.dynsym) }
34 .dynstr : { *(.dynstr) }
35 .rel.text : { *(.rel.text) }
Wolfgang Denka1be4762008-05-20 16:00:29 +0200[diff] [blame]36 .rela.text : { *(.rela.text) }
TsiChungLiewf7d060c2008-01-14 17:19:54 -0600[diff] [blame]37 .rel.data : { *(.rel.data) }
Wolfgang Denka1be4762008-05-20 16:00:29 +0200[diff] [blame]38 .rela.data : { *(.rela.data) }
39 .rel.rodata : { *(.rel.rodata) }
40 .rela.rodata : { *(.rela.rodata) }
TsiChungLiewf7d060c2008-01-14 17:19:54 -0600[diff] [blame]41 .rel.got : { *(.rel.got) }
42 .rela.got : { *(.rela.got) }
43 .rel.ctors : { *(.rel.ctors) }
44 .rela.ctors : { *(.rela.ctors) }
45 .rel.dtors : { *(.rel.dtors) }
46 .rela.dtors : { *(.rela.dtors) }
47 .rel.bss : { *(.rel.bss) }
48 .rela.bss : { *(.rela.bss) }
49 .rel.plt : { *(.rel.plt) }
50 .rela.plt : { *(.rela.plt) }
51 .init : { *(.init) }
52 .plt : { *(.plt) }
53 .text :
54 {
55 /* WARNING - the following is hand-optimized to fit within */
56 /* the sector layout of our flash chips! XXX FIXME XXX */
57
58 cpu/mcf532x/start.o (.text)
59 lib_m68k/traps.o (.text)
60 lib_m68k/interrupts.o (.text)
61 common/dlmalloc.o (.text)
62 lib_generic/zlib.o (.text)
63
64 . = DEFINED(env_offset) ? env_offset : .;
65 common/environment.o (.text)
66
67 *(.text)
68 *(.fixup)
69 *(.got1)
70 }
71 _etext = .;
72 PROVIDE (etext = .);
73 .rodata :
74 {
75 *(.rodata)
76 *(.rodata1)
77 }
78 .fini : { *(.fini) } =0
79 .ctors : { *(.ctors) }
80 .dtors : { *(.dtors) }
81
82 /* Read-write section, merged into data segment: */
83 . = (. + 0x00FF) & 0xFFFFFF00;
84 _erotext = .;
85 PROVIDE (erotext = .);
86
87 .reloc :
88 {
89 __got_start = .;
90 *(.got)
91 __got_end = .;
92 _GOT2_TABLE_ = .;
93 *(.got2)
94 _FIXUP_TABLE_ = .;
95 *(.fixup)
96 }
97 __got2_entries = (_FIXUP_TABLE_ - _GOT2_TABLE_) >>2;
98 __fixup_entries = (. - _FIXUP_TABLE_)>>2;
99
100 .data :
101 {
102 *(.data)
103 *(.data1)
104 *(.sdata)
105 *(.sdata2)
106 *(.dynamic)
107 CONSTRUCTORS
108 }
109 _edata = .;
110 PROVIDE (edata = .);
111
112 . = .;
113 __u_boot_cmd_start = .;
114 .u_boot_cmd : { *(.u_boot_cmd) }
115 __u_boot_cmd_end = .;
116
117
118 . = .;
119 __start___ex_table = .;
120 __ex_table : { *(__ex_table) }
121 __stop___ex_table = .;
122
123 . = ALIGN(256);
124 __init_begin = .;
125 .text.init : { *(.text.init) }
126 .data.init : { *(.data.init) }
127 . = ALIGN(256);
128 __init_end = .;
129
130 __bss_start = .;
131 .bss :
132 {
133 _sbss = .;
134 *(.sbss) *(.scommon)
135 *(.dynbss)
136 *(.bss)
137 *(COMMON)
138 . = ALIGN(4);
139 _ebss = .;
140 }
141 _end = . ;
142 PROVIDE (end = .);
143}